Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: K4S510732B

Category:
 Memory
   -> DRAM
     -> SDR SDRAM
       -> 512 Mb

Description: Description = K4S510732B 16Mx8Bitx4 Banks Synchronous DRAM ;; Organization = 64Mx8 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 75,1H,1L ;; Package = 54TSOP2 ;; Power = C,l ;; Production Status = Eol ;; Comments = Stacked

Company: Samsung Semiconductor, Inc.

Datasheet: Download K4S510732B datasheet     File size : 394 kB

Request For quote: Find where to buy K4S510732B



Datasheet text preview:
Preliminary
K4S510732B CMOS SDRAM
Stacked 512Mbit SDRAM
16M x 8bit x 4 Banks Synchronous DRAM LVTTL
Revision 0.0 Feb. 2001
* Samsung Electronics reserves the right to change products or specification without
Rev. 0.0 Feb.2001
Preliminary
K4S510732B CMOS SDRAM
Revision 0.0 (Feb., 2001)
Rev. 0.0 Feb.2001
Preliminary
K4S510732B
16M x 8Bit x 4 Banks Synchronous DRAM
FEATURES
· JEDEC standard 3.3V power supply · LVTTL compatible with multiplexed address · Four banks operation · MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) · All inputs are sampled at the positive going edge of the system clock. · Burst read single-bit write operation · DQM for masking · Auto & self refresh · 64ms refresh period (8K Cycle)
CMOS SDRAM
GENERAL DESCRIPTION
The K4S510732B is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 16,777,216 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.
ORDERING INFORMATION
Part No. K4S510732B-TC/L75 K4S510732B-TC/L1H K4S510732B-TC/L1L Max Freq. 133MHz(CL=3) 100MHz(CL=2) 100MHz(CL=3) LVTTL Interface Package 54pin TSOP(II)
FUNCTIONAL BLOCK DIAGRAM
CLK,CAS,RAS /WE,DQM /CS1,CKE1
32Mx8
32Mx8
/CS0,CKE0
DQ0 ~ DQ7
A0~A12,BA0,BA1
* Samsung Electronics reserves the right to change products or specification without notice.
Staktek' stacking technology is Samsung' stacking technology of choice. s s
Rev. 0.0 Feb.2001


Others parts begin by k4
K4-1   K4-2   K4-3   K4-4   K4-5   K4-6   K4-7   K4-8   K4-9