|
|
Part: K4S510832B
Category:
Memory
-> DRAM
-> SDR SDRAM
-> 512 Mb
Description: Description = K4S510832B 16M X 8Bit X 4 Banks Sdram ;; Organization = 64Mx8 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 75 ;; Package = 54TSOP ;; Power = C,l ;; Production Status = Mass Production ;; Comments = Mono
Company: Samsung Semiconductor, Inc.
Datasheet: Download K4S510832B datasheet File size : 394 kB
Request For quote: Find where to buy K4S510832B
Datasheet text preview:
SDRAM 512Mb B-die (x4, x8, x16)
CMOS SDRAM
512Mb B-die SDRAM Specification
Revision 1.0 July, 2003
* Samsung Electronics reserves the right to change products or specification without notice.
Rev. 1.0 July, 2003
SDRAM 512Mb B-die (x4, x8, x16)
Revision History
Revision 1.0 (July, 2003) - First release.
CMOS SDRAM
Rev. 1.0 July, 2003
SDRAM 512Mb B-die (x4, x8, x16)
CMOS SDRAM
32M x 4Bit x 4 Banks / 16M x 8Bit x 4 Banks / 8M x 16Bit x 4 Banks SDRAM
FEATURES
· JEDEC standard 3.3V power supply · LVTTL compatible with multiplexed address · Four banks operation · MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8) -. Burst type (Sequential & Interleave) · All inputs are sampled at the positive going edge of the system clock. · Burst read single-bit write operation · DQM (x4,x8) & L(U)DQM (x16) for masking · Auto & self refresh · 64ms refresh period (8K Cycle)
GENERAL DESCRIPTION
The K4S510432B / K4S510832B / K4S511632B is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 33,554,432 words by 4 bits / 4 x 16,777,216 words by 8 bits / 4 x 8,388,608 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.
Ordering Information
Part No. K4S510432B-TC(L)75 K4S510832B-TC(L)75 K4S511632B-TC(L)75 Orgainization 1 28Mb x 4 64Mb x 8 32Mb x 16 Max Freq. 133MHz 133MHz 133MHz Interface LVTTL LVTTL LVTTL Package 54pin TSOP 54pin TSOP 54pin TSOP
Organization 128 Mx4 64Mx8 32Mx16
Row Address A 0~A12 A0~A12 A 0~A12
Column Address A0-A9, A11, A12 A0-A9, A11 A 0-A9
Row & Column address configuration
Rev. 1.0 July, 2003
Others parts begin by k4
K4-1 K4-2 K4-3 K4-4 K4-5 K4-6 K4-7 K4-8 K4-9
|
|
|
