|
|
Part: K6R4004C1B-T
Category:
Memory
-> SRAM
-> Async. SRAM
-> 4 Mb
-> -> Fast SRAM
Description: Description = K6R4004C1D 1M X 4 Bit High-speed CMOS Static RAM ;; Organization = 1Mx4 ;; Vcc(V) = 5.0 ;; Speed-tAA(ns) = 10,12,15 ;; Operating Temperature = C,i ;; Operating Current(mA) = 195 ;; Standby Current(mA) = 10 ;; Package = 32SOJ,32TSOP2 ;; Production Status = Eol ;; Comments = -
Company: Samsung Semiconductor, Inc.
Datasheet: Download K6R4004C1B-T datasheet File size : 158 kB
Request For quote: Find where to buy K6R4004C1B-T
Datasheet text preview:
K6R4004C1B-C, K6R4004C1B-I
Document Title
1Mx4 Bit (with OE) High Speed Static RAM(5V Operating). Operated at Commercial and Industrial Temperature Ranges.
PRELIMINARY CMOS SRAM
Revision History
Rev No. Rev. 0.0 Rev. 1.0 History Initial release with Design Target. Release to Preliminary Data Sheet. 1.1. Replace Design Target to Preliminary. Release to Final Data Sheet. 2.1. Delete Preliminary. 2.2. Add 30pF capacitive in test load. 2.3. Relax DC characteristics. Item Previous ICC 10ns 190mA 12ns 180mA 15ns 170mA ISB f=max. 40mA Draft Data Jan. 1st 1997 Jun. 1st 1997 Remark Design Target Preliminary
Rev. 2.0
Feb. 11th 1998
Final
Current 195mA 190mA 185mA 50mA Jun. 27th 1998 Final
Rev. 2.1
Change operating current at Industrial Temperature range. Previous spec. Changed spec. Items (10/12/15ns part) (10/12/15ns part) ICC 195/190/185mA 220/215/210mA
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.
-1-
Rev 2.1 June 1998
K6R4004C1B-C, K6R4004C1B-I
1M x 4 Bit (with OE)High-Speed CMOS Static RAM
FEATURES
· Fast Access Time 10,12,15ns(Max.) · Low Power Dissipation Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.) Operating K6R4004C1B-10 : 195mA(Max.) K6R4004C1B-12 : 190mA(Max.) K6R4004C1B-15 : 185mA(Max.) · Single 5.0V±10% Power Supply · TTL Compatible Inputs and Outputs · I/O Compatible with 3.3V Device · Fully Static Operation - No Clock or Refresh required · Three State Outputs · Center Power/Ground Pin Configuration · Standard Pin Configuration K6R4004C1B-J : 32-SOJ-400 K6R4004C1B-T : 32-TSOP2-400CF
PRELIMINARY CMOS SRAM
GENERAL DESCRIPTION
The K6R4004C1B is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits. The K6R4004C1B uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNGs advanced CMOS process and designed for highspeed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4004C1B is packaged in a 400 mil 32-pin plastic SOJ or TSOP(II) forward.
PIN CONFIGURATION(Top View)
A0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27
A19 A18 A17 A16 A15 OE
ORDERING INFORMATION
K6R4004C1B-C10/C12/C15 K6R4004C1B-I10/I12/I15 Commercial Temp. Industrial Temp.
A1 A2 A3 A4 CS I/O1
26 I/O4
FUNCTIONAL BLOCK DIAGRAM
Clk Gen.
A0 A1 A3 A4 A5 A6 A7 A8 A2
Vcc Vss
SOJ/ TSOP2
25 24
Vss Vcc
Pre-Charge Circuit
I/O2 WE A5 A6
23 I/O3 22 21 20 19 18 A14 A13 A12 A11 A10
Row Select
A7
Memory Array 512 Rows 2048x4 Columns
A8 A9
17 N.C
I/O1~I/O4
Data Cont. CLK Gen.
A9
I/O Circuit & Column Select
PIN FUNCTION
Pin Name A0 - A19 WE Pin Function Address Inputs Write Enable Chip Select Output Enable Data Inputs/Outputs Power(+5.0V) Ground No Connection
A10 A12 A14 A16 A18 A11 A13 A15 A17 A19
CS OE I/O1 ~ I/O4
CS WE OE
VCC VSS N.C
-2-
Rev 2.1 June 1998
K6R4004C1B-C, K6R4004C1B-I
ABSOLUTE MAXIMUM RATINGS*
Parameter Voltage on Any Pin Relative to VSS Voltage on VCC Supply Relative to VSS Power Dissipation Storage Temperature Operating Temperature Commercial Industrial Symbol VIN, VOUT VCC PD TSTG TA TA Rating -0.5 to 7.0 -0.5 to 7.0 1.0 -65 to 150 0 to 70 -40 to 85
PRELIMINARY CMOS SRAM
Unit V V W °C °C °C
* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)
Parameter Supply Voltage Ground Input High Voltage Input Low Voltage Symbol VCC VSS VIH VIL Min 4.5 0 2.2 -0.5* Typ 5.0 0 Max 5.5 0 VCC+0.5** 0.8 Unit V V V V
* The above parameters are also guaranteed at industrial temperature range. ** VIL(Min) = -2.0V a.c(Pulse Width 8ns) for I 20mA. *** VIH(Max) = VCC + 2.0V a.c (Pulse Width 8ns) for I 20mA.
DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)
Parameter Input Leakage Current Output Leakage Current Operating Current Symbol I LI ILO ICC VIN=VSS to VCC CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA Com. 10ns 12ns 15ns Ind. 10ns 12ns 15ns Standby Current ISB I SB1 Output Low Voltage Level Output High Voltage Level VOL VOH VOH1** Min. Cycle, CS=VIH f=0MHz, CSVCC-0.2V, VINVCC-0.2V or VIN0.2V IOL=8mA IOH=-4mA IOH1=-0.1mA Test Conditions Min -2 -2 2.4 Max 2 2 195 190 185 220 215 210 50 10 0.4 3.95 mA mA V V V Unit µA µA mA
* The above parameters are also guaranteed at industrial temperature range. ** VCC=5.0V±5%, Temp.=25°C
CAPACITANCE* (TA=25°C, f=1.0MHz)
Item Input/Output Capacitance Input Capacitance
* Capacitance is sampled and not 100% tested.
Symbol CI/O CIN
Test Conditions VI/O=0V VIN=0V
MIN -
Max 8 7
Unit pF pF
-3-
Rev 2.1 June 1998
Others parts begin by k6
K6-1 K6-2 K6-3 K6-4 K6-5 K6-6 K6-7 K6-8 K6-9 K6-10 K6-11
|
|
|
