Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:KM736FV4022H-7
 
 
Part:KM736FV4022H-7
Category:Memory => SRAM => 4 Mb => Ultra Speed Sync SRAM->Late Write(R-R, R-L)
Description:Description = KM736FV4022H 128Kx36 & 256Kx18 Synchronous Pipelined SRAM ;; Organization = 128Kx36 ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 6.5,7.0,7.5 ;; Speed-tcyc (MHz) = 154,143,133 ;; I/o Voltage(V) = 3.3 ;; Package = 119 Bga ;; Production Status = Eol ;; Comments = -
Company:Samsung Semiconductor, Inc.
Datasheet:Download KM736FV4022H-7 datasheet   File size : 403 kB
Request For quote:  Find where to buy KM736FV4022H-7
 



Datasheet text preview:
KM736FV4022 KM718FV4022
Document Title
128Kx36 & 256Kx18 Synchronous Pipelined SRAM
PRELIMINARY PRELIMINARY 128Kx36 & 256Kx18 SRAM
Revision History
Rev. No.
Rev. 0.0 Rev. 0.1
History
- Preliminary specification release - Change specification format. No change was made in parameters. - Updated Part Number and Pin Description. Updated and added Input/Output Voltage Level and VDDQ Updated DC Characteristics and Pin Capacitance. Updated AC Characteristics, Test Conditions and Timing Wave Form. For JTAG, updated Vendor Definition and added tSVCH/tCHSX.
Draft Date
Remark
Preliminary
April, 1997
Preliminary
Rev. 0.2
Jan. 1998
Preliminary
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or cortact Headquarters.
-1-
Rev 0.2 Jan. 1998
KM736FV4022 KM718FV4022
PRELIMINARY PRELIMINARY 128Kx36 & 256Kx18 SRAM
128Kx36 & 256Kx18 Synchronous Pipelined SRAM
FEATURES
· · · · · · · · · · · · 128Kx36 or 256Kx18 Organizations. 3.3V Core Power Supply. LVTTL Input and Output Levels. Differential, PECL Clock Inputs K, K. Synchronous Read and Write Operation Registered Input and Latched Output Internal Pipeline Latches to Support Late Write. Byte Write Capability(four byte write selects, one for each 9 bits) Synchronous or Asynchronous Output Enable. Power Down Mode via ZZ Signal. JTAG 1149.1 Compatible Test Access port. 119(7x17) Pin Ball Grid Array Package(14mmx22mm). Organization Part Number KM736FV4022H-65 128Kx36 KM736FV4022H-7 KM736FV4022H-75 KM718FV4022H-65 256Kx18 KM718FV4022H-7 KM718FV4022H-75 Cycle Time 6 6.5 7 6 6.5 7 Access Time 6.5 7.0 7.5 6.5 7.0 7.5
FUNCTIONAL BLOCK DIAGRAM
SA[0:16] or SA[0:17] CK SS SW Latch SWx Register SWx Register Latch SW Register SW Register Read Address Register 1 Write Address Register 0 Row Decoder 128Kx36 or 256Kx18 Array Column Decoder Write/Read Circuit
SWx (x=a, b, c, d) or (x=a, b)
0
1 Data In Register
SS Register
SS Register
Data Out Latch
G ZZ K K CK DQx[1:9] (x=a, b, c, d) or (x=a, b)
PIN DESCRIPTION
Pin Name K, K SAn DQn SW SWa SWb SWc SWd ZZ VDD Pin Description Differential Clocks(PECL Level) Synchronous Address Input Bi-directional Data Bus Synchronous Global Write Enable Synchronous Byte a Write Enable Synchronous Byte b Write Enable Synchronous Byte c Write Enable Synchronous Byte d Write Enable Asynchronous Power Down Core Power Supply Pin Name VDDQ M1, M2 G SS TCK TMS TDI TDO V SS NC Pin Description Output Power Supply Read Protocol Mode Pins ( M1=VDD, M2=VSS ) Asynchronous Output Enable Synchronous Select JTAG Test Clock JTAG Test Mode Select JTAG Test Data Input JTAG Test Data Output GND No Connection
-2-
Rev 0.2 Jan. 1998
KM736FV4022 KM718FV4022
PACKAGE PIN CONFIGURATIONS(TOP VIEW)
KM736FV4022(128Kx36)
1 A B C D E F G H J K L M N P R T U VDDQ NC NC DQc8 DQc6 VDDQ DQc3 DQc1 VDDQ DQd1 DQd3 VDDQ DQd6 DQd8 NC NC VDDQ 2 SA13 NC SA12 DQc 9 DQc 7 DQc 5 DQc 4 DQc 2 VDD DQd2 DQd4 DQd5 DQd7 DQd9 SA15 NC TMS 3 SA10 SA9 SA11 VSS VSS VSS SWc VSS NC VSS SWd VSS VSS VSS M1 SA14 TDI 4 NC NC VDD NC SS G NC NC VDD K K SW SA16 SA0 VDD SA1 TCK
PRELIMINARY PRELIMINARY 128Kx36 & 256Kx18 SRAM
5 SA7 SA8 SA6 VSS VSS VSS SWb VSS NC VSS SWa VSS VSS VSS M2 SA3 TDO
6 SA4 NC SA5 DQb9 DQb7 DQb5 DQb4 DQb2 VDD DQa2 DQa4 DQa5 DQa7 DQa9 SA2 NC NC
7 VDDQ NC NC DQb8 DQb6 VDDQ DQb3 DQb1 VDDQ DQa1 DQa3 VDDQ DQa6 DQa8 NC ZZ VDDQ
KM718FV4022(256Kx18)
1 A B C D E F G H J K L M N P R T U VDDQ NC NC DQb1 NC VDDQ NC DQb4 VDDQ NC DQb6 VDDQ DQb8 NC NC NC VDDQ 2 SA13 NC SA12 NC DQb2 NC DQb3 NC VDD DQb5 NC DQb7 NC DQb9 SA15 SA17 TMS 3 SA10 SA9 SA11 VSS VSS VSS SWb VSS NC VSS NC VSS VSS VSS M1 SA14 TDI 4 NC NC VDD NC SS G NC NC VDD K K SW SA16 SA1 VDD NC TCK 5 SA7 SA8 SA6 VSS VSS VSS NC VSS NC VSS SWa VSS VSS VSS M2 SA3 TDO 6 SA4 NC SA5 DQa9 NC DQa7 NC DQa5 VDD NC DQa3 NC DQa2 NC SA2 SA0 NC 7 VDDQ NC NC NC DQa8 VDDQ DQa6 NC VDDQ DQa4 NC VDDQ NC DQa1 NC ZZ VDDQ
-3-
Rev 0.2 Jan. 1998