|
Details, datasheet, quote on part number:KMM372F3200CS1
| |
| Part: | KMM372F3200CS1 |
| Category: | Memory => DRAM => Async DRAM => Modules => Buffered DIMM |
| Description: | Description = KMM372F3200CS1 32Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8K Refresh,3.3V ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)x36+Drive ICx2 ;; Production Status = Eol ;; Comments = Buffered |
| Company: | Samsung Semiconductor, Inc. |
| Datasheet: | Download KMM372F3200CS1 datasheet File size : 497 kB |
| Request For quote: | Find where to buy KMM372F3200CS1
|
| |
Datasheet text preview:
DRAM MODULE
KMM372F320(8)0CS1
KMM372F320(8)0CS1 EDO Mode 32M x 72 DRAM DIMM with ECC Using 16Mx4, 4K & 8K Refresh, 3.3V
GENERAL DESCRIPTION
The Samsung KMM372F320(8)0C1 is a 32Mx72bits Dynamic RAM high density memory module. The Samsung KMM372F320(8)0C1 consists of thirty-six CMOS 16Mx4bits DRAMs in TSOP 400mil packages and two 16 bits driver IC in TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM372F320(8)0C1 is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.
FEATURES
· Part Identification Part number KMM372F3200CS1 KMM372F3280CS1 PKG TSOP TSOP Ref. 4K 8K CBR Ref. 4K/64ms ROR Ref. 8K/64ms 4K/64ms
· Extended Data Out Mode Operation · CAS-before-RAS Refresh capability · RAS-only and Hidden refresh capability · LVTTL compatible inputs and outputs · Single 3.3V±0.3V power supply · JEDEC standard pinout & Buffered PDpin · Buffered input except RAS and DQ · PCB : Height(2100mil), double sided component
PERFORMANCE RANGE
Speed -5 -6
tR A C
50ns 60ns
tC A C
18ns 20ns
tR C
84ns 104ns
tH P C
20ns 25ns
PIN CONFIGURATIONS
P i n F r o n t Pin F r o n t Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 V SS DQ0 DQ1 DQ2 DQ3 VCC DQ4 DQ5 DQ6 DQ7 DQ8 V SS DQ9 DQ10 DQ11 DQ12 DQ13 VCC DQ14 DQ15 DQ16 DQ17 V SS RSVD RSVD VCC W0 CAS0 29 * C A S 2 30 R A S 0 31 O E 0 32 VSS 33 A0 34 A2 35 A4 36 A6 37 A8 38 A10 39 A12 40 VCC 41 R F U 42 R F U 43 VSS 44 O E 2 45 R A S 2 46 C A S 4 47 * C A S 6 48 W2 49 VCC 50 R S V D 51 R S V D 52 D Q 1 8 53 D Q 1 9 54 VSS 55 D Q 2 0 56 D Q 2 1 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 F r o n t Pin DQ22 DQ23 VCC DQ24 RFU RFU RFU RFU DQ25 DQ26 DQ27 V SS DQ28 DQ29 DQ30 DQ31 VCC DQ32 DQ33 DQ34 DQ35 V SS PD1 PD3 PD5 PD7 ID0 VCC 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 Back VSS DQ36 DQ37 DQ38 DQ39 VCC DQ40 DQ41 DQ42 DQ43 DQ44 VSS DQ45 DQ46 DQ47 DQ48 DQ49 VCC DQ50 DQ51 DQ52 DQ53 VSS RSVD RSVD VCC RFU CAS1 Pin 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 Back *CAS3 RAS1 RFU V SS A1 A3 A5 A7 A9 A11 *A13 VCC RFU B0 V SS RFU RAS3 CAS5 *CAS7 PDE VCC RSVD RSVD DQ54 DQ55 V SS DQ56 DQ57 Pin 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 Back DQ58 DQ59 VCC DQ60 RFU RFU RFU RFU DQ61 DQ62 DQ63 V SS DQ64 DQ65 DQ66 DQ67 VCC DQ68 DQ69 DQ70 DQ71 V SS PD2 PD4 PD6 PD8 ID1 VCC
PIN NAMES
Pin Names A0, B0, A1 - A11 A0, B0, A1 - A12 DQ0 - DQ71 W0, W2 OE0, OE2 RAS0 - RAS3 CAS0, 1,4,5 VCC V SS NC PDE PD1 - 8 ID0 - 1 RSVD RFU Function Address Input(4K ref) Address Input(8K ref) Data In/Out Read/Write Enable Output Enable Row Address Strobe Column Address Strobe Power(+3.3V) Ground No Connection Presence Detect Enable Presence Detect ID bit Reserved Use Reserved for Future Use
Pins marked * are not used in this module.
PD & ID Table
Pin PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 ID0 50NS 1 0 0 0 1 0 0 0 0 60NS 1 0 0 0 1 1 1 0 0 0
NOTE : A12 is used for only KMM372F3280CS1 (8K Ref.)
ID1 0 PD Note :PD & ID Terminals must each be pulled up through a register to VCC at the next higher level assembly. PDs will be either open (NC) or driven to VSS via on-board buffer circuits. PD : 0 for Vol of Drive IC & 1 for N.C ID Note : IDs will be either open (NC) or connected directly to VSS without a buffer. ID : 0 for Vss & 1 for N.C
DRAM MODULE
FUNCTIONAL BLOCK DIAGRAM
RAS0 CAS0 OE0 W0 A0 A1-A11(A12)
U0
KMM372F320(8)0CS1
RAS3 CAS5 OE2 W2 B0 A1-A11(A12) DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3
U27
RAS1 CAS1
RAS2 CAS4
DQ0-35 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3
U18 U9
DQ36-71 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3 DQ0 DQ1 DQ2 DQ3
U1
U19
U10
U28
U2
U20
U11
U29
U3
U21
U12
U30
U4
U22
U13
U31
U5
U23
U14
U32
U6
U24
U15
U33
U7
U25
U16
U34
U8
U26
U17
U35
NOTE : A12 is used for only KMM372F3280CS1(8K Ref.) Vcc 0.1 or 0.22uF Capacitor under each DRAM Vss To all DRAMs
A0 B0 A1-A11(A12) W0, OE0 W2, OE2
U0-U8, U18-U26 U9-U17, U27-U35 U0-U35 U0-U8, U18-U26 U9-U17, U27-U35
DRAM MODULE
ABSOLUTE MAXIMUM RATINGS *
Item Voltage on any pin relative VSS Voltage on VCC supply relative to VSS Storage Temperature Power Dissipation Short Circuit Output Current Symbol VIN, VOUT VCC T stg PD IO S
KMM372F320(8)0CS1
Rating -0.5 to +4.6 -0.5 to +4.6 -55 to +125 36 50 Unit V V °C W mA
* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS (Voltage referenced to VSS, TA = 0 to 70°C)
Item Supply Voltage Ground Input High Voltage Input Low Voltage Symbol VCC V SS VIH V IL Min 3.0 0 2.0 -0.3
*2
Typ 3.3 0 -
Max 3.6 0 V C C +0.3*1 0.8
Unit V V V V
*1 : VCC+1.3V at pulse width15ns, which is measured at VCC. *2 : -1.3V at pulse width15ns, which is measured at VSS.
DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)
Symbol IC C 1 IC C 2 IC C 3 IC C 4 IC C 5 IC C 6 II ( L ) IO ( L ) VOH VOL Speed -5 -6 Dont care -5 -6 -5 -6 Dont care -5 -6 Dont care Dont care KMM372F3200CS1 Min
-
KMM372F3280CS1 Min -10 -10 2.4 Max 1458 1278 100 1458 1278 1638 1458 30 1998 1818 10 10 0.4
Max 1998 1818 100 1998 1818 1638 1458 30 1998 1818 10 10 0.4
Unit mA mA mA mA mA mA mA mA mA mA uA uA V V
-10 -10 2.4 -
ICC1* : Operating Current * (RAS, CAS, Address cycling @tRC=min) ICC2 : Standby Current (RAS=CAS=W=VIH) ICC3* : RAS Only Refresh Current * (CAS=VIH, RAS cycling @tRC=min) ICC4* : Extended Data Out Mode Current * (RAS=VIL, CAS cycling : tHPC=min) ICC5 : Standby Current (RAS=CAS=W=Vcc-0.2V) ICC6* : CAS-Before-RAS Refresh Current * (RAS and CAS cycling @tRC=min) I(IL) : Input Leakage Current (Any input 0VINVcc+0.3V, all other pins not under test=0 V) I(OL) : Output Leakage Current(Data Out is disabled, 0VVOUTVcc) VOH : Output High Voltage Level (IOH = -2mA) VOL : Output Low Voltage Level (IOL = 2mA) * NOTE : ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1 and ICC3, address can be changed maximum once while RAS=VIL. In ICC4, address can be changed maximum once within one EDO mode cycle time, tHPC.
|
|
