|
Details, datasheet, quote on part number:S3FB018
| |
| Part: | S3FB018 |
| Category: | Microcontrollers => System On Chip |
| Description: | The S3cb018/fb018 Single-chip CMOS Microcontroller |
| Company: | Samsung Semiconductor, Inc. |
| Datasheet: | Download S3FB018 datasheet File size : 149 kB |
| Request For quote: | Find where to buy S3FB018
|
| |
Datasheet text preview:
S3CB018/FB018
PRODUCT OVERVIEW
1
PRODUCT OVERVIEW
CALMRISC OVERVIEW
The S3CB018/FB018 single-chip CMOS microcontroller is designed for high performance using Samsung' s newest 8-bit CPU core, CalmRISC. CalmRISC is an 8-bit low power RISC microcontroller. Its basic architecture follows Harvard style, that is, it has separate program memory and data memory. Both instruction and data can be fetched simultaneously without causing a stall, using separate paths for memory access. Represented below is the top block diagram of the CalmRISC microcontroller.
1-1
PRODUCT OVERVIEW
S3CB018/FB018
S3CB018/FB018 OVERVIEW
FEATURES SUMMARY CPU
·
8-Bit Serial I/O Interface
· ·
8-Bit RISC architecture
8-bit transmit/receive mode 8-bit receive mode LSB first or MSB first transmission selectable Internal and external clock source
Memory
· ·
· ·
ROM: 4 Kword (8 K-byte) RAM: 3072 (1024+2048) byte 1024 (X-memory) byte 2048 (Y-memory) byte
16-Bit Serial I/O Interface
· ·
16-bit transmit/receive mode External clock source
Stack
·
size: maximum 16 (word)-level Coprocessor
· · ·
26 I/O Pins
·
MAC 816 8 x 16, 16 x 16 Multiply and Accumulation Arithmetic operation
I/O: 26 pins, including 8 S/W open drain pins
8-Bit Basic Timer
· ·
Programmable interval timer 8 kinds of clock source
Two Power-Down Modes
· ·
Idle mode: only CPU clock stop Stop mode: selected system clock and CPU clock stop
Watchdog Timer
·
System reset when 11-bit counter overflows Oscillation Sources
· ·
16-Bit Timer/Counter
· ·
Programmable interval timer Two 8-bit timer counter mode and one 16-bit timer counter mode, selectable by S/W
Crystal and Ceramic (0.4-20MHz), RC Oscillation Programmable oscillation source
Instruction Execution Times Watch Timer
· · · ·
50ns at 20MHz for 1 cycle instruction 100ns at 20MHz for 2 cycle instruction
Real time clock or interval time measurement Four frequency outputs for buzzer sound
1-2
S3CB018/FB018
PRODUCT OVERVIEW
20 PA[19:0] PD[15:0] Program Memory Address Generation Unit PC[19:0] 20 8 8 HS[0] Hardware Stack TBH DO[7:0] ABUS[7:0] BBUS[7:0] DI[7:0] ALUL ALUR R0 R1 R2 ALU Flag RBUS R3 GPR TBL HS[15]
SR1 ILX Data Memory Address Generation Unit Bank 0,1 ILH
SR0 ILL IDL0
DA[15:0]
IDH IDL1 SPR
Figure 1-1. Top Block Diagram of CalmRISC
1-3
|
|
