|
|
Part: LC8766C8A
Category:
Description: Automatic VFD Display Controller/driver (52 Outputs), Two 8-bit Synchronous Sio Channels With 32-byte Automatic Transfer Function, 8-bit Asynchronous/synchronous Sio, 12-channel 8-bit A/D Converter, Shared-function Tuner PWM Output, Remote Control Receiver Circuit, Small-signal Detection Circuit, Medium Voltage (15 V) Ports, High-speed Clock Counter, System Clock Divider Function, High-speed Multiplication And Division Instructions (24 X 16, 24/16, 16 X 8, 16/8) , Package : QFP
Company: Sanyo Semiconductor Corporation
Datasheet: Download LC8766C8A datasheet File size : 440 kB
Request For quote: Find where to buy LC8766C8A
Datasheet text preview:
Ordering number : ENN*6718
CMOS IC
LC8766C8A/B2A/96A
8-Bit Single Chip Microcontroller
Preliminary Overview
The LC8766C8A/LC8766B2A/LC876696A are 8 bit single chip microcontrollers with the following on-chip functional blocks : - CPU: operable at a minimum bus cycle time of 100ns - On-chip ROM Maximum Capacity : LC8766C8A 128K bytes LC8766B2A 112K bytes LC876696A 96K bytes - On-chip RAM: 4096 bytes - VFD automatic display controller / driver - 16 bit timer / counter (can be divided into two 8 bit timers) - 16 bit timer / PWM (can be divided into two 8 bit timers) - timer for use as date / time clock - High speed clock counter - System clock divider function - synchronous serial I/O port (with automatic block transmit / receive function) - asynchronous / synchronous serial I/O port - 12-channel × 8-bit AD converter - Weak signal detector - 15-source 10-vectored interrupt system All of the above functions are fabricated on a single chip.
Ver1.03 51200
91400 RM (IM) RM No.6718-1/23
LC8766C8A/B2A/96A
Features
(1) Read-Only Memory (ROM): LC8766C8A LC8766B2A LC876696A 131072 × 8 bits 114688 × 8 bits 98304 × 8 bits 4096 × 9 bits
(2) Random Access Memory (RAM): LC8766C8A/B2A/96A (3) Minimum Bus Cycle Time: 100ns (10MHz) Note: The bus cycle time indicates ROM read time. (4) Minimum Instruction Cycle Time: 300ns (10MHz)
(5) Ports - Input/output ports Data direction programmable for each bit individually : 20 (P1n, P70 to P73, P8n) - 15V withstand input/output ports Data direction programmable in nibble units : 8 (P0n) (When N-channel open drain output is selected, data can be input in bit units.) Data direction programmable for each bit individually : 8 (P3n) - Input ports : 2 (XT1,XT2) - VFD output ports Large current outputs for digits : 9 (S0 / T0 to S8 / T8) Large current outputs for digits / segments : 7 (S9 / T9 to S15 / T15) digit / segment outputs : 8 (S16 to S23) segment outputs : 28 (S24 to S51) Other functions Input/output ports : 12(PFn, PG0 to 3) Input ports : 24 (PCn, PDn, PEn) - Oscillator pins : 2 (CF1,CF2) - Reset pin : 1 (RES#) - Power supply : 6 (VSS1 to 2, VDD1 to4) - VFD power supply : 1 (VP) (6) VFD automatic display controller - Programmable segment/digit output pattern Output can be switched between digit/segment waveform output (pins 9 to 24 can be used for output of digit waveforms). parallel-drive available for large current VFD. - 16-step dimmer function available (7) Weak signal detection (MIC signals etc) - Counts pulses with width greater than a preset value - 2 bit counter (8) Timers - Timer 0: 16 bit timer / counter with capture register Mode 0: 2 channel 8-bit timer with programmable 8 bit prescaler and 8 bit capture register Mode 1: 8 bit timer with 8 bit programmable prescaler and 8 bit capture register + 8 bit Counter with 8-bit capture register Mode 2: 16 bit timer with 8 bit programmable prescaler and 16 bit capture register Mode 3: 16 bit counter with 16 bit capture register - Timer 1: PWM / 16 bit timer toggle output Mode 0: 2 channel 8 bit timer (with toggle output) Mode 1: 2 channel 8 bit PWM Mode 2: 16 bit timer (with toggle output) Toggle output also possible using lower order 8 bits. Mode 3: 16 bit timer (with toggle output) Lower order 8 bits can be used as PWM output.
No.6718-2/23
LC8766C8A/B2A/96A - Base Timer 1) The clock signal can be selected from any of the following : Sub-clock (32.768kHz crystal oscillator), system clock, and prescaler output from timer 0 2) Interrupts can be selected to occur at one of five different times. (9) High speed clock counter 1) Capable of counting maximum: 20MHz clock (Using main clock 10MHz) 2) Real time output (10) Serial-interface - SIO 0: 8 bit synchronous serial Interface 1) LSB first / MSB first function available 2) Internal 8 bit baud-rate generator (maximum transmit clock period 4 / 3 Tcyc) 3) Continuous automatic data communication (1-256 bits) - SIO 1: 8 bit asynchronous / synchronous serial interface Mode 0: Synchronous 8 bit serial IO (2-wire or 3-wire, transmit clock 2512 Tcyc) Mode 1: Asynchronous serial IO (half duplex, 8 data bits, 1 stop bit, baud rate 82048Tcyc) Mode 2: Bus mode 1 (start bit, 8 data bits, transmit clock 2512 Tcyc) Mode 3: Bus mode 2 (start detection, 8 data bits, stop detection) (11) AD converter -8 bits × 12 channels (12) Remote control receiver circuit (connected to P73 / INT3 / T0IN terminal) -Noise rejection function (noise rejection filter time constant can selected from 1 / 32 / 128 Tcyc) (13) Watchdog timer - The watching timer period is set using an external RC. - Watchdog timer can produce interrupt, system reset (14) Interrupts: 15-source, 10-vectored interrupts 1) Three priority (low, high and highest) multiple interrupts are supported. During interrupt handling, an equal or lower priority interrupt request is refused. 2) If interrupt requests to two or more vector addresses occur at once, the higher priority interrupt takes precedence. In the case of equal priority levels, the vector with the lowest address takes precedence. (15) Subroutine stack levels: 2048 levels max. (16) Multiplication and division - 16 bit × 8 bit (executed in 5 cycles) - 24 bit × 16 bit (12 cycles) - 16 bit ÷ 8 bit (8 cycles) - 24 bit ÷ 16 bit (12 cycles) (17) Oscillation circuits - On-chip RC oscillation circuit for system clock use. - On-chip CF oscillation circuit for system clock use. (Rf built in) - On-chip Crystal oscillation circuit low speed system clock use. (Rd, Rf external) (18) System clock divider function - Able to reduce current consumption Available minimum instruction cycle time: 300ns, 600ns, 1.2µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, 76.8µs. (Using 10MHz main clock) Stack is located in RAM.
No.6718-3/23
Others parts begin by lc
LC-1 LC-2 LC-3 LC-4 LC-5 LC-6 LC-7 LC-8 LC-9 LC-10 LC-11 LC-12 LC-13 LC-14 LC-15 LC-16 LC-17 LC-18 LC-19 LC-20 LC-21 LC-22 LC-23 LC-24 LC-25 LC-26 LC-27 LC-28 LC-29 LC-30 LC-31 LC-32 LC-33 LC-34
|
|
|
