|Description||Flash-flex 51 MCU|
|Company||Silicon Storage Technology, Inc.|
|Datasheet||Download SST89V554RC-33-I-TQJ datasheet
8-bit 8051 Family Compatible Microcontroller (MCU) with Embedded SuperFlash Memory is 5V Operation to 40 MHz Operation is 3V Operation to 33 MHz Operation at 3V Fully Software and Development Toolset Compatible as well as Pin-For-Pin Package Compatible with Standard 8xC5x Microcontrollers 1 KByte Internal RAM Dual Block SuperFlash EEPROM SST89E564RD/SST89V564RD: 64 KByte primary block + 8 KByte secondary block (128-Byte sector size) SST89E554RC/SST89V554RC: 32 KByte primary block + 8 KByte secondary block (128-Byte sector size) Individual Block Security Lock Concurrent Operation during In-Application Programming (IAP) Block Address Re-mapping Support External Address Range to 64 KByte of Program and Data Memory Three High-Current Drive Pins (16 mA each) Three 16-bit Timers/Counters Full-Duplex Enhanced UART Framing error detection Automatic address recognition Nine Interrupt Sources at 4 Priority Levels Programmable Watchdog Timer (WDT) Programmable Counter Array (PCA) Four 8-bit I/O Ports (32 I/O Pins) Second DPTR register Low EMI Mode (Inhibit ALE) SPI Serial Interface Standard 12 Clocks per cycle, the device has an option to double the speed to 6 clocks per cycle. TTL- and CMOS-Compatible Logic Levels Brown-out Detection Low Power-Saving Modes Idle Mode Power Down Mode with External Interrupt Wake-up PDIP-40, PLCC-44 and TQFP-44 Packages Temperature Ranges: Commercial +70°C) Industrial to +85°C)
SST89V564RD, SST89E554RC, and SST89V554RC are members of the FlashFlex51 family of 8bit microcontrollers. The is a family of microcontroller products designed and manufactured on the state-ofthe-art SuperFlash CMOS semiconductor process technology. The device uses the same powerful instruction set and is pin-for-pin compatible with standard 8xC5x microcontroller devices. The device comes with 72/40 KByte of on-chip flash EEPROM program memory using SST's patented and proprietary CMOS SuperFlash EEPROM technology with the SST's field-enhancing, tunneling injector, split-gate memory cells. The SuperFlash memory is partitioned into 2 independent program memory blocks. The primary SuperFlash Block 0 occupies 64/32 KByte of internal program memory space and the secondary SuperFlash Block 1 occupies 8 KByte of internal program memory space. The 8-KByte secondary SuperFlash block can be mapped to the lowest location of the 64/32 KByte address space; it can also be hidden from the program counter and used as an independent EEPROM-like data memory. The flash memory blocks can be programmed via a standard 87C5x OTP EPROM programmer fitted with a special adapter and
firmware for SST's device. During the power-on reset, the device can be configured as a slave to an external host for source code storage as a master to an external host for In-Application Programming (IAP) operation. The device is designed to be programmed "In-System" and "In-Application" on the printed circuit board for maximum flexibility. The device is pre-programmed with an example of bootstrap loader in the memory, demonstrating the initial user program code loading or subsequent user code updating via the "IAP" operation. An example bootstrap loader is available for the user's reference and convenience. SST does not guarantee the functionality or the usefulness of the sample bootstrap loader. Chip-Erase or Block-Erase operations will erase the pre-programmed sample code. In addition to 72/40 KByte of SuperFlash EEPROM program memory on-chip, the device can address to 64 KByte of external program memory. In addition x 8 bits of on-chip RAM, to 64 KByte of external RAM can be addressed. SST's highly reliable, patented SuperFlash technology and memory cell architecture have a number of important advantages for designing and manufacturing flash EEPROMs. These advantages translate into significant cost and reliability benefits for our customers.
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. FlashFlex, In-Application Programming, IAP, and SoftLock are trademarks of Silicon Storage Technology, Inc. These specifications are subject to change without notice.
PRODUCT DESCRIPTION. 1 LIST OF FIGURES. 4 LIST OF TABLES. 5 1.0 FUNCTIONAL BLOCKS. 6 Functional Block Diagram. 6 2.0 PIN ASSIGNMENTS. 7 2.1 Pin Descriptions. 8 3.0 MEMORY ORGANIZATION. 10 3.1 Program Memory. 10 3.2 Program Memory Block Switching. 11 3.2.1 Reset Configuration of Program Memory Block Switching. 12 3.3 Data Memory. 12 3.4 Dual Data Pointers. 12 3.5 Special Function Registers (SFR). 12 4.0 FLASH MEMORY PROGRAMMING. 27 4.1 External Host Programming Mode. 27 4.1.1 Product Identification. 4.1.2 Arming Command. 4.1.3 Detail Explanation of the External Host Mode Commands. 4.1.4 External Host Mode Clock Source. 4.1.5 Flash Operation Status Detection Via External Host Handshake. 4.1.6 Step-by-step instructions to perform External Host Mode commands. In-Application Programming Mode Clock Source. Memory Bank Selection for In-Application Programming Mode. IAP Enable Bit. In-Application Programming Mode Commands. Polling. Interrupt Termination.
5.0 TIMERS/COUNTERS. 34 6.0 SERIAL I/O. 34 6.1 Enhanced Universal Asynchronous Receiver/Transmitter (UART). 34 6.1.1 Framing Error Detection. 34 6.1.2 Automatic Address Recognition. 34 6.2 Serial Peripheral Interface (SPI). 35
Preliminary Specifications 7.0 WATCHDOG TIMER. 37 8.0 PROGRAMMABLE COUNTER ARRAY (PCA). 38 8.1 PCA Timer/Counter. 38 8.2 PCA Compare/Capture Modules. Capture Mode. 16-Bit Software Timer Mode. High Speed Output Mode. Pulse Width Modulator. Watchdog Timer.
9.0 SECURITY LOCK. 39 9.1 Hard Lock. 39 9.2 SoftLock. 39 9.3 Security Lock Status. 39 10.0 SYSTEM POWER AND CLOCK OPTIONS. 42 10.1 Power-On Reset. 42 10.2 Software Reset. 42 10.3 Brown-out Detection Reset. 42 10.4 Interrupt Priority and Polling Sequence. 43 10.5 Power-Saving Modes. 43 10.5.1 Idle Mode. 43 10.5.2 Power Down Mode. 43 10.6 System Clock and Clock Options. 45 10.6.1 Clock Input Options and Recommended Capacitor Values for Oscillator. 45 10.6.2 Clock Doubling Option. 45 11.0 ELECTRICAL SPECIFICATION. 46 Absolute Maximum Stress Ratings. 46 11.1 Operation Range. 46 11.2 Reliability Characteristics. 11.3 DC Electrical Characteristics. 11.4 AC Electrical Characteristics. 11.5 AC Characteristics. 52 11.6 Flash Memory Programming Timing Diagrams with External Host Mode. 56 12.0 PRODUCT ORDERING INFORMATION. 61 12.1 Valid Combinations. 61 13.0 PACKAGING DIAGRAMS. 62
|Related products with the same datasheet|
|Some Part number from the same manufacture Silicon Storage Technology, Inc.|
|SST89V554RC-40-C-NI Flashflex51 MCU|
|SST89V564RC-25-C-NI Flash-flex 51 MCU|
|SST89V564RD Flashflex51 MCU|
|SST89V564RD-33-C-NJ Flash-flex 51 MCU|
|SST89V564RD-40-C-NI Flashflex51 MCU|
|SST39WF800A 39 Series - 8 Mbit (x16) Multi-Purpose Flash The SST39WF800A device is a 512K x16 CMOS Multi-Purpose Flash (MPF) manufactured with SST’s proprietary, high performance CMOS SuperFlash technology. The split-gate|
|RC11XT410 Rapidchip Xtreme™ Family of Platform ASICspre-built slices deliver a low-risk path for building multi-gigabit serial interface designs, including PCI Express|
SST39VF016-55-4I-B3K : 8 Mbit / 16 Mbit ( x8 ) Multi-purpose Flash
SST58LM064-70-C-FRJ : Mass Storage->ATA-Disk Chip-Module Voltage = 3.135 to 3.465 ;; Density = 8MB ;; Organization = ;; Speed = 70 NS ;; Temp. = Commercial ;; Package = Fbga/bga
SST34HF1602C-70-4C-LSE : 32 Mbit Concurrent Superflash + 16 Mbit Psram Combomemory
SST39VF040-70-4C-B3KE : 8 Megabit (512k x 16-bit) Multi-purpose Flash
SSY39V200704EE1 : 2 MBIT / 4 MBIT / 8 MBIT ( X 16 ) Multi - Purpose Flash
SST29EE010-120-4C-EH : 512 Kbit (64K x8) Page-write Eeprom
SST29EE010-250-3I-N : 512 Kbit (64K x8) Page-write Eeprom
SSY39L800454IEK : 2 MBIT / 4 MBIT / 8 MBIT ( X 16 ) Multi - Purpose Flash
SST29VE010-150-3I-PH : 4 Mbit (x8) Small-sector Flash
SST29LE010-90-4I-W : 1 Megabit (128k x 8) Page Mode Eeprom
SST36VF1601E-70-4I-EKE : 32 Mbit (x8/x16) Concurrent Superflash