|Category||Logic => CMOS/BiCMOS->AC/ACT Family->Advanced High Speed CM|
|Title||CMOS/BiCMOS->AC/ACT Family->Advanced High Speed CM|
|Description||Synchronous Presettable 4-BIT Counter|
|Company||ST Microelectronics, Inc.|
|Datasheet||Download 74AC163 datasheet
|Cross ref.||Similar parts: 74AC163B, 74AC163M, 74AC163MTR, 74AC163TTR, CD54AC163F, CD54AC163F/3A, CD54AC163FX, CD74AC163E, CD74AC163EX, CD74AC163M|
HIGH SPEED: fMAX = 200MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL 28 % VCC (MIN.) 50 TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC (OPR) to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 163 IMPROVED LATCH-UP IMMUNITY
DESCRIPTION The is an advanced high-speed CMOS SYNCRONOUS PRESETTABLE COUNTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. a 4 bit binary counter with Synchronous Clear. The circuit have four fundamental modes of operation, in order of preference: synchronous reset, parallel load, count-up and hold. Four control inputs, Master Reset (CLEAR), Parallel Enable Input (LOAD), Count Enable Input (PE) and Count Enable Carry Input (TE), determine the PIN CONNECTION AND IEC LOGIC SYMBOLS
mode of operation as shown in the Truth Table. A LOW signal on CLEAR overrides counting and parallel loading and sets all outputs on LOW state on the next rising edge of CLOCK. A LOW signal on LOAD overrides counting and allows information on Parallel Data inputs to be loaded into the flip-flop on the next rising edge of CLOCK. With LOAD and CLEAR HIGH, PE and TE permit counting when both are HIGH. Conversely, a LOW signal on either PE and TE inhibits counting. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
PIN No SYMBOL CLEAR CLOCK PE TE LOAD to QD NAME AND FUNCTION Master Reset Clock Input (LOW to HIGH Edge Trigger) Data Inputs Count Enable Input Count Enable Carry Input Parallel Enable Input Flip-Flop OutputsCARRY OUT Terminal Count Output GND Ground (0V) Positive Supply Voltage VCC
INPUTS CLEAR LOAD TE CK RESET TO "0" PRESET DATA NO COUNT NO COUNT NO COUNT OUTPUTS FUNCTION
X : Don't Care; C, D; Logic level of data input; CARRY OUT x QD
|Related products with the same datasheet|
|Some Part number from the same manufacture ST Microelectronics, Inc.|
|74AC16373 16-BIT D-type Latch With 3-STATE Outputs (NON INVERTED)|
|74AC16374 16-BIT D-type Flip-flop With 3-STATE Outputs (NON INVERTED)|
|74AC163B Synchronous Presettable 4-BIT Counter|
|74AC16541 16-BIT Bus Buffer With 3-STATE Outputs (NON INVERTED)|
|74AC174 Hex D-type Flip Flop With Clear|
|74AC20 Dual 4-INPUT NAND Gate|
|74AC240 Octal Bus Buffer With 3 State Outputs (INVERTED)|
|74AC244 Octal Bus Buffer With 3-STATE Outputs (NON INVERTED)|
|74AC245 Octal Bus Transceiver With 3-STATE Outputs (NON INVERTED)|
|74AC257 Quad 2 Channel Multiplexer (3-STATE)|
|74AC273 Octal D-type Flip Flop With Clear|
|74AC280 9 Bit Parit Generator|
|74AC299 8 Bit Pipo Shift Register With Asynchronous Clear|
|74AC32 Quad 2-INPUT OR GATE|
|74AC373 Octal D-type Latch With 3 State Output Non Inverting|
|74AC374 Octal D-type Flip Flop With 3-STATE Output Non Inverting|
|74AC541 Octal BS Buffer With 3-STATE Outputs (NON INVERTED)|
|74AC573 Octal D-type Latch With 3-STATE Output Non Inverting|
|74AC574 Octal D-type Flip Flop With 3-STATE Output Non Inverting|
|74AC74 Dual D-type Flip Flop With Preset And Clear|
|74AC86 Quad Exclusive OR GATE|
24C160-EP : 8k/16k 5.0v Spi Bus Serial EePROM. SPI modes 0,0 and 1,1 3 MHz Clock Rate Single 5V supply Low Power CMOS Technology - Max Write Current: mA - Read Current: mA - Standby Current: 1 µA typical Organization x 8 for x 8 for 25C160 16 Byte Page Self-timed ERASE and WRITE Cycles Sequential Read Block Write Protection - Protect none, 1/2, or all of Array Built-in Write Protection - Power On/Off.
5962-9685101Q2A : Inverting Buffers and Drivers. ti SN54AHCT540, Octal Buffers/drivers With 3-State Outputs.
74ACT11534DW : D-Type Flip-Flops. ti 74ACT11534, Octal Edge-triggered D-type Flip-flops With 3-State Outputs.
74HC151 : Multiplexers. 74HC/HCT151; 8-input Multiplexer;; Package: SOT109-1 (SO16), SOT338-1 (SSOP16), SOT38-4 (DIP16), SOT403-1 (TSSOP16).
74VHC574 : VHC/VHCT->Low Noise HCMOS. Octal D-type Flip Flop With 3-STATE Output Non Inverting.
CD4056B : CMOS/BiCMOS->4000 Family. CMOS Liquid-crystal Display Drivers. Data sheet acquired from Harris Semiconductor SCHS048A Revised March 2002 The CD4054B-, CD4055B-, and CD4056B-series types are available in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix). .
CD54HCT138 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting And Non-inverting.
CD74FCT564 : CMOS/BiCMOS->FCT/FCT-T Family. Bicmos Octal Edge-triggered D-type Flip-flop With 3-state Outputs.
CD74HC02E : ti CD74HC02, High Speed CMOS Logic Quad 2-Input NOR GATEs. Data sheet acquired from Harris Semiconductor SCHS125C High-Speed CMOS Logic Quad Two-Input NOR Gate The 'HC02 and 'HCT02 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic.
CD74HCT4094E : ti CD74HCT4094, High Speed CMOS Logic 8-Stage Shift-and-store Bus Register With 3-Stage Outputs.
DM74ALS137 : Bipolar->ALS Family. 3-Line to 8-Line Decoder/demultiplexer With Address Latches.
MC10H102L : Quad 2-Input NOR GATE, Package: Cdip, Pins=16. The is a quad 2input NOR gate. The MC10H102 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power supply current. Propagation Delay, 1.0 ns Typical Power Dissipation 25 mW/Gate (same as MECL 10K) Improved.
MC74VHC32MEL : 2-1 Quad OR GATE, Package: SOEIAJ-14, Pins=14. The is an advanced high speed CMOS 2input OR gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs.
RM5261 : Rm5261 Microprocessor With 64-bit System Bus Data Sheet Released. RM5261TM Microprocessor with 64-Bit System Bus Data Sheet Released Proprietary and Confidential to PMC-Sierra, Inc and for its Customer 's Internal Use Document ID: PMC-2002241, Issue 1 © 2001 PMC-Sierra, Inc. The information is proprietary and confidential to PMC-Sierra, Inc., and for its customers' internal use. In any event, you cannot reproduce.
SN54ALS86 : . Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions AB in positive logic. A common application as a true/complement element. If one of the inputs is low, the other.
SN54LVTH182512 : 3.3-v Abt Scan Test Devices With 18-bit Universal Bus Transceivers. SN74LVTH182512 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS Members of the Texas Instruments SCOPE TM Family of Testability Products Members of the Texas Instruments Widebus TM Family State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) Support Unregulated Battery.
SN74ALVCH16334DGGR : Universal Bus Drivers (UBDs). ti SN74ALVCH16334, 16-Bit Universal Bus Driver With 3-State Outputs.
TC74VCX16823FT : TC74VCX Series. Function = 18-Bit D-type Flip Flop ;; Pins = 56.