|
|
Part: 74VHCT139ATTR
Category:
Logic
-> VHC/VHCT->Low Noise HCMOS
Description: Dual 2 to 4 Decoder/demultiplexer
Company: ST Microelectronics, Inc.
Datasheet: Download 74VHCT139ATTR datasheet File size : 110 kB
Request For quote: Find where to buy 74VHCT139ATTR
Datasheet text preview:
74VHCT139A
DUAL 2 TO 4 DECODER/DEMULTIPLEXER
s s
s
s
s
s
s
s
s
H IGH SPEED: tPD = 5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA=25°C C OMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 139 IMPROVED LATCH-UP IMMUNITY
SOP
TSSOP
ORDER CODES
PACKAGE SOP TSSOP TUBE 74VHCT139AM T&R 74VHCT139AMTR 74VHCT139ATTR
DESCRIPTION The 74VHCT139A is an advanced high-speed CMOS DUAL 2 TO 4 LINE DECODER/ DEMULTIPLEXER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS t ec hnol ogy . The active low enable input can be used for gating or as a data input for demultiplexing applications. W hen the enable input is held high, all four outputs are high independently of the other inputs.
Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V since all inputs are equipped with TTL threshold. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
June 2001
1/9
74VHCT139A
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No 1, 15 2, 3 4, 5, 6, 7 12, 11, 10, 9 14, 13 8 16 SYMBOL 1G, 2G 1A, 1B 1Y0 to 1Y3 2Y0 to 2Y3 2A, 2B GND V CC NAME AND FUNCTION Enable Inputs Address Inputs Outputs Outputs Address Inputs Ground (0V) Positive Supply Voltage
TRUTH TABLE
INPUTS OUTPUTS ENABLE G H L L L L
X : Don't Care
SELECT B X L L H H A X L H L H Y0 H L H H H Y1 H H L H H Y2 H H H L H Y3 H H H H L
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
2/9
74VHCT139A
AB SOLUTE MAXIMUM RATINGS
Symbol V CC VI VO VO IIK IOK IO Supply Voltage DC Input Voltage DC Output Voltage (see note 1) DC Output Voltage (see note 2) DC Input Diode Current DC Output Diode Current DC Output Current Parameter Value -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -0.5 to VCC + 0.5 - 20 ± 20 ± 25 ± 50 -65 to +150 300 Unit V V V V mA mA mA mA °C °C
ICC or IGND DC VCC or Ground Current Tstg Storage Temperature TL Lead Temperature (10 sec)
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied 1) VCC = 0V 2) High or Low State
RECOMMENDED OPERATING CONDITIONS
Symbol V CC VI VO VO Top dt/dv Supply Voltage Input Voltage Output Voltage (see note 1) Output Voltage (see note 2) Operating Temperature Input Rise and Fall Time (see note 3) (VCC = 5.0 ± 0.5V) Parameter Value 4.5 to 5.5 0 to 5.5 0 to 5.5 0 to VCC -55 to 125 0 to 20 Unit V V V V °C ns/V
1) VCC = 0V 2) High or Low State 3) VIN from 0.8V to 2V
3/9
74VHCT139A
DC SPECIFICATIONS
Test Condition Symbol Parameter VCC (V) 4.5 to 5.5 4.5 to 5.5 4.5 4.5 4.5 4.5 0 to 5.5 5.5 5.5 0 IO=-50 µA IO=-8 mA IO=50 µA IO=8 mA VI = 5.5V or GND VI = VCC or GND One Input at 3.4V, other input at VCC or GND VOUT = 5.5V TA = 25°C Min. 2 0.8 4.4 3.94 0.0 0.1 0.36 ± 0.1 2 1.35 0.5 4.5 4.4 3.8 0.1 0.44 ± 1.0 20 1.5 5.0 Typ. Max. Value -40 to 85°C Min. 2 0.8 4.4 3.7 0.1 0.55 ± 1.0 20 1.5 5.0 Max. -55 to 125°C Min. 2 0.8 Max. V V V V µA µA mA µA Unit
VIH VIL VOH VOL II ICC
High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current Quiescent Supply Current Additional Worst Case Supply Current Output Leakage Current
IC C
IOPD
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns)
Test Condition Symbol Parameter VCC (*) CL (pF) (V) 5.0 5.0 5.0 5.0 15 50 15 50 TA = 25°C Min. Typ. 5.0 6.5 4.4 5.9 Max. 7.2 9.2 6.3 8.3 Value -40 to 85°C Min. 1.0 1.0 1.0 1.0 Max. 8.5 10.5 7.5 9.5 -55 to 125°C Min. 1.0 1.0 1.0 1.0 Max. 8.5 10.5 7.5 9.5 ns ns Unit
tPLH tPHL tPLH tPHL
Propagation Delay Time A, B, to Y Propagation Delay Time G to Y
(*) Voltage range is 5.0V ± 0.5V
CA PACITIVE CHARACTERISTICS
Test Condition Symbol Parameter Min. CIN CPD Input Capacitance Power Dissipation Capacitance (note 1) TA = 25°C Typ. 6 18 Max. 10 Value -40 to 85°C Min. Max. 10 -55 to 125°C Min. Max. 10 pF pF Unit
1) CPD is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/2 (per decoder)
4/9
74VHCT139A
TEST CIRCUIT
CL =15/50pF or equivalent (includes jig and probe capacitance) RT = ZOUT of pulse generator (typically 50)
W AVEFORM 1 : PROPAGATION DELAYS FOR INVERTING OUTPUTS (f=1MHz; 50% duty cycle)
5/9
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
