|
Details, datasheet, quote on part number:ESDA6V1P
| |
| Part: | ESDA6V1P |
| Category: | Power Management => Protection and Isolation => ESD Suppression |
| Description: | Quad Transil Array For Esd Protection |
| Company: | ST Microelectronics, Inc. |
| Datasheet: | Download ESDA6V1P datasheet File size : 215 kB |
| Request For quote: | Find where to buy ESDA6V1P
|
| |
Datasheet text preview:
®
ESDA6V1P6
QUAD TRANSILTM ARRAY FOR ESD PROTECTION
Application Specific Discretes A.S.D.
MAIN APPLICATIONS Where transient overvoltage protection in ESD sensitive equipment is required, such as : Computers Printers Communication systems and cellular phones Video equipment This device is particularly adpated to the protection of symmetrical signals.
s s s s
FEATURES 4 UNIDIRECTIONAL TRANSILTM FUNCTIONS. BREAKDOWN VOLTAGE VBR = 6.1V MIN LOW LEAKAGE CURRENT < 500 nA VERY SMALL PCB AREA < 2.6 mm2
s s s s
SOT-666
DESCRIPTION The ESDA6V1P6 is a monolithic array designed to protect up to 4 lines against ESD transients. This device is ideal for applications where board space saving is required.
FUNCTIONAL DIAGRAM
1 2
6 5 4
BENEFITS High ESD protection level. High integration. Suitable for high density boards.
s s s
3
COMPLIES WITH THE FOLLOWING STANDARDS :
s
s
IEC61000-4-2 level 4: 15 kV (air discharge) 8 kV (contact discharge) MIL STD 883E-Method 3015-7: class 3 25kV HBM (Human Body Model)
January 2003 - Ed: 2
1/8
ESDA6V1P6
ABSOLUTE RATINGS (Tamb = 25°C) Symbol VPP PPP Tj Tstg TL Top Parameter Test conditions Value ± 15 ±8 150 125 - 55 to + 150 260 - 40 to + 150 Unit kV W °C °C °C °C
ESD discharge - IEC61000-4-2 air discharge IEC61000-4-2 contact discharge Peak pulse power (8/20 µs) (see note 1) Junction temperature Storage temperature range Maximum lead temperature for soldering during 10s at 5mm for case Operating temperature range Tj initial = Tamb
Note 1: for a surge greater than the maximum values, the diode will fail in short-circuit.
THERMAL RESISTANCES Symbol Rth(j-a) Parameter Junction to ambient on printed circuit on recommended pad layout Value 220 Unit °C/W
ELECTRICAL CHARACTERISTICS (Tamb = 25°C) Symbol VRM VBR VCL IRM IPP T VF C Rd Parameter Stand-off voltage Breakdown voltage Clamping voltage Leakage current Peak pulse current Voltage tempature coefficient Forward voltage drop Capacitance per line Dynamic resistance
Slope: 1/Rd IPP VCL VBR VRM IRM VF V IF I
Types min.
VBR
@ max.
IR
IRM max.
@
VRM
Rd typ.
T max.
C typ. @ 0V
V
V 7.2
mA 1
µA 0.5
V 3
1.5
10 /°C 4.5
-4
pF 70
ESDA6V1P6
6.1
2/8
ESDA6V1P6
Fig. 1: Relative variation of peak pulse power versus initial junction temperature.
PPP[Tj initial] / PPP[Tj initial=25°C)
Fig. 2: Peak pulse power versus exponential pulse duration.
PPP(W)
1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 0 25 50 75 100 125 150
Tj(°C)
1000
Tj initial=25°C
100
Tp(µs)
10 1 10 100
Fig. 3: Clamping voltage versus peak pulse current (typical values, rectangular waveform).
IPP(A)
Fig. 4: Forward voltage drop versus peak forward current (typical values).
IFM(A)
100.0
tp=2.5µs Tj initial=25°C
1.E+00
Tj=125°C
10.0
1.E-01
Tj=25°C
1.0
1.E-02
VCL(V)
VFM(V)
0.1 0 10 20 30 40 50 60 70
1.E-03 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
Fig. 5: Junction capacitance versus reverse voltage applied (typical values).
C(pF)
Fig. 6: Relative variation of leakage current versus junction temperature (typical values).
IR[Tj] / IR[Tj=25°C]
80 70 60 50 40 30 20 10 0 0 1 2
VR(V)
F=1MHz VOSC=30mVRMS Tj=25°C
2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0
Tj(°C)
VR=3V
3
4
5
6
25
50
75
100
125
3/8
ESDA6V1P6
TECHNICAL INFORMATION 1. ESD protection by ESDA6V1P6 With the focus of lowering the operation levels, the problem of malfunction caused by the environment is critical. Electrostatic discharge (ESD) is a major cause of failure in electronic systems. As a transient voltage suppressor, ESDA6V1P6 is an ideal choice for ESD protection by suppressing ESD events. It is capable of clamping the incoming transient to a low enough level such that any damage is prevented on the device protected by ESDA6V1P6. ESDA6V1P6 serves as a parallel protection elements, connected between the signal line and ground. As the transient rises above the operating voltage of the device, the ESDA6V1P6 becomes a low impedance path diverting the transient current to ground. Fig. A1: Application example.
I/O2
Connector
I/O1 I/O4 I/O3
IC to be protected
The clamping voltage is given by the following formula: VCL = VBR + Rd.IPP As shown in figure A2, the ESD strikes are clamped by the transient voltage suppressor. Fig. A2: ESD clamping behavior.
RG
IPP Rd RLOAD
Device to be protected
VG VBR
ESD surge ESD6V1P6
V(i/o)
To have a good approximation of the remaining voltages at both Vi/o side, we provide the typical dynamical resistance value Rd. By taking into account the following hypothesis: RG > Rd and Rload > Rd we have: V V (i / o ) = V BR + Rd × g Rg T h e r e s u l t s o f t h e c a l c u l a t i o n d o n e V G = 8 k V , R G = 3 3 0 ( I E C 6 1 0 0 0 - 4 - 2 s t a n d a r d ) , V BR = 6 . 4 V ( t y p . ) a n d Rd = 1.5 (typ.) give: V (i / o ) = 42.8Volts This confirms the very low remaining voltage across the device to be protected. It is also important to note that in this approximation the parasitic inductance effect was not taken into account. This could be a few tenths of volts during a few ns at the Vi/o side.
4/8
ESDA6V1P6
Fig. A3: ESD test board.
± 15kV ESD Air discharge
Fig. A4: ESD test configuration.
I/O1, I/O2, I/O3 or I/O4 ± 15kV ESD Air discharge
V(i/o)
V(i/o)
GND
Fig. A5: Remaining voltage during ESD surge.
a: Response in the positive way
b: Response in the negative way
2. Crosstalk behavior Fig. A6: Crosstalk phenomenon
RG1
Line 1
VG1
RL1
RG2
1VG1 + 12VG2
Line 2
VG2
RL2
2VG2 + 21VG1
DRIVERS
RECEIVERS
5/8
|
|
