|
|
Part: HCF4015M013TR
Category:
Logic
-> HCF->CMOS 4000B Series
Description: Dual 4-STAGE Static Shift Register With Serial Input/parallel Output
Company: ST Microelectronics, Inc.
Datasheet: Download HCF4015M013TR datasheet File size : 4262 kB
Request For quote: Find where to buy HCF4015M013TR
Datasheet text preview:
HCF4015B
DUAL 4-STAGE STATIC SHIFT REGISTER WITH SERIAL INPUT/PARALLEL OUTPUT
s
s s
s s
s s
s s
MEDIUM SPEED OPERATION 12 MHz (Typ.) CLOCK RATE AT VDD - VSS = 10V FULLY STATIC OPERATION 8 MASTER-SLAVE FLIP-FLOPS PLUS INPUT AND OUTPUT BUFFERING H IGH NOISE IMMUNITY QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT II = 100nA (MAX) AT VDD = 18V TA = 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"
DIP
SOP
ORDER CODES
PACKAGE DIP SOP TUBE HCF4015BEY HCF4015BM1 T&R HCF4015M013TR
DESCRIPTION HC F4015B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. HCF4015B consists of two identical, independent, 4 stage serial-input/parallel-output registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the
four stages on both registers. All register stages are D-TYPE, MASTER-SLAVE flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive going clock transition. The resetting of all stages is accomplished by a high level on the reset line. It is possible to expand the register to 8 stages using one HCF4015B package and to expand to more than 8 stages by using addition HCF4015Bs.
PIN CONNECTION
September 2002
1/10
HCF4015B
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No 1, 9 6, 14 7, 15 5, 4, 3, 10 13, 12, 11, 2 8 16 SYMBOL CLOCK A CLOCK B RESET A RESET B DATA A DATA B QnA QnB VSS V DD NAME AND FUNCTION Clock Input Reset Input Data Inputs Outputs A-Stage Outpus B-Stage Negative Supply Voltage Positive Supply Voltage
FUNCTIONAL DIAGRAM
TRUTH TABLE
CLOCK D L H X X
X : Don't Care
R L L L H
Q1 L H Q1 L
Qn Qn - 1 Qn - 1 Qn - (NO CHANGE) 0
X
2/10
HCF4015B
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol V DD VI II PD Top Tstg Supply Voltage DC Input Voltage DC Input Current Power Dissipation per Package Power Dissipation per Output Transistor Operating Temperature Storage Temperature Parameter Value -0.5 to +22 -0.5 to VDD + 0.5 ± 10 200 100 -55 to +125 -65 to +150 Unit V V mA mW mW °C °C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol V DD VI Top Supply Voltage Input Voltage Operating Temperature Parameter Value 3 to 20 0 to VDD -55 to 125 Unit V V °C
3/10
Others parts begin by hc
HC-1 HC-2 HC-3 HC-4 HC-5 HC-6 HC-7 HC-8 HC-9 HC-10 HC-11 HC-12 HC-13 HC-14 HC-15 HC-16
|
|
|
