|Category||Memory => EPROM => 8 Mb|
|Description||2 Mbit 256kb X 8 uv EPROM And OTP EPROM|
|Company||ST Microelectronics, Inc.|
|Datasheet||Download M27C2001-10B1TR datasheet
± 10% SUPPLY VOLTAGE in READ OPERATION FAST ACCESS TIME: 55ns LOW POWER CONSUMPTION: Active Current 5MHz Standby Current 100µA
PROGRAMMING VOLTAGE: ± 0.25V PROGRAMMING TIME: 100µs/byte (typical) ELECTRONIC SIGNATURE Manufacturer Code: 20h Device Code: 61h
DESCRIPTION The is a high speed 2 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large programs and is organised by 8 bits. The FDIP32W (window ceramic frit-seal package) and LCCC32W (leadless chip carrier package) have a transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27C2001 is offered PDIP32, PLCC32 and x 20 mm) packages. Table 1. Signal NamesG P VPP VCC VSS Address Inputs Data Outputs Chip Enable Output Enable Program Supply Voltage Ground
The operationg modes of the M27C2001 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for VPP and on A9 for Electronic Signature. Read Mode The M27C2001 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (tAVQV) is equal to the delay from E to output (tELQV). Data is available at the output after a delay of t GLQV from the falling edge of G, assuming that E has been low and the addresses have been stable for at least tAVQV-tGLQV. Standby Mode The M27C2001 has a standby mode which reduces the supply current from to 100µA. The M27C2001 is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input.
Symbol TA TBIAS TSTG VIO (2) VCC VA9 (2) VPP Parameter Ambient Operating Temperature (3) Temperature Under Bias Storage Temperature Input or Output Voltage (except A9) Supply Voltage A9 Voltage Program Supply Voltage Value to 14 Unit °C
Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. 2. Minimum DC voltage on Input or Output is 0.5V with possible undershoot to 2.0V for a period less than 20ns. Maximum DC voltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns. 3. Depends on range.Mode Read Output Disable Program Verify Program Inhibit Standby Electronic Signature
Q0-Q7 Data Out Hi-Z Data In Data Out Hi-Z Codes
Identifier Manufacturer's Code Device Code A0 VIL VIH 0 1 Hex Data 20h 61h
Two Line Output Control Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows: a. the lowest possible memory power dissipation, b. complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.
|Related products with the same datasheet|
|Some Part number from the same manufacture ST Microelectronics, Inc.|
|M27C2001-10B1X 2 Mbit 256kb X 8 uv EPROM And OTP EPROM|
|M27C2001-10C1 2 Mbit (256KB X8) uv EPROM And OTP ROM|
|M27C2001-10C1TR 2 Mbit 256kb X 8 uv EPROM And OTP EPROM|
|M27C2001-10F1 2 Megabit -256k X 8- uv EPROM And OTP ROM|
|M27C2001-10F1TR 2 Mbit 256kb X 8 uv EPROM And OTP EPROM|
|M27C2001-12-1 2 Mbit (256KB X8) uv EPROM And OTP ROM|
|M27C2001-12B1TR 2 Mbit 256kb X 8 uv EPROM And OTP EPROM|
|M27C2001-15-1 2 Mbit (256KB X8) uv EPROM And OTP ROM|
|M27C2001-15B1TR 2 Mbit 256kb X 8 uv EPROM And OTP EPROM|
M58BW016BT : Advanced Architecture 16 Mbit (512KB X32, Boot Block, BURST) 3V Supply Flash Memories
TS271ACDT : Programmable Low Power CMOS Single Op-amp
STV7622/WPB : 192 output plasma display panel data driver
M27C4001-53XF1 : 4 Mbit (256kb x16) UV Eprom and OTP Eprom
TSL1020IFT : 20 + 1 Channel Buffer for Tft-lcd Panels
M27C512-25N3F : 512 Kbit 32Kb x16 OTP Eprom
STPSC406B-TR : Schottky (Diodes & Rectifiers) 600 V Power Schottky Diode Specifications: Manufacturer: STMicroelectronics ; Product Category: Schottky (Diodes & Rectifiers) ; RoHS: Details ; Product: Schottky Diodes ; Peak Reverse Voltage: 600 V ; Forward Continuous Current: 11 A ; Max Surge Current: 40 A ; Configuration: Single ; Forward Voltage Drop: 1.9 V ; Maxi
STL35N15F3 : Fet - Single Discrete Semiconductor Product 33A 150V 80W Surface Mount; MOSFET N-CH 150V 33A POWERFLAT56 Specifications: Mounting Type: Surface Mount ; FET Type: MOSFET N-Channel, Metal Oxide ; Drain to Source Voltage (Vdss): 150V ; Current - Continuous Drain (Id) @ 25° C: 33A ; Rds On (Max) @ Id, Vgs: 40 mOhm @ 3.5A, 10V ; Input Capacitance (Ciss) @ Vds: 1905pF @ 25V ; Power - Max: 80W ; Packaging: Ta
LR164-MBTG1XX : SPECIALTY MEMORY CIRCUIT, UUC Specifications: Package Type: WAFER
STPS20SM60SG-TR : RECTIFIER DIODE Specifications: Diode Type: RECTIFIER DIODE ; Diode Applications: Rectifier
5962-8606302XX : HC/UH SERIES, 4-BIT MAGNITUDE COMPARATOR, TRUE OUTPUT, CDFP16 Specifications: Number of Bits: 4 ; Supply Voltage: 4.5 ; Package Type: CERAMIC, DFP-16 ; Logic Family: CMOS ; Number of Pins: 16 ; Propagation Delay: 295 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F)
Am75PDL191CHH : 128 Megabit (8 M X 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/write Flash Memory With Enhanced Versatile I/o Control And Dual Chip Enable Input Plus, For Additional Code or Data Storage, 64 Megabit (4 M X 16-Bit) CMOS 3.0 Volt-only Simultaneous Read/write.
EM638165TS : Memory, DRAM, Sdram. Fast access time from clock: 5/6/6/6/7 ns Fast clock rate: 166/143/133/125/100 MHz Fully synchronous operation Internal pipelined architecture 1M word x 4-bank Programmable Mode registers - CAS# Latency: 3 - Burst Length: or full page - Burst Type: interleaved or linear burst - Burst stop function Auto Refresh and Self Refresh 4096 refresh cycles/64ms.
HM4-6617B883 : 2k X 8 CMOS Prom. The a 16,384-bit fuse link CMOS PROM a 2K word by 8-bit/word format with "Three-State" outputs. This PROM is available in the standard 0.600 inch wide 24 pin SBDIP, the 0.300 inch wide slim SBDIP, and the JEDEC standard 32 pad CLCC. The HM-6617/883 utilizes a synchronous design technique. This includes on-chip address latches and a separate output enable.
HYM71V32C755BT4 : ->Registered DIMM. with PLL, based on 32Mx4 SDRAM with LVTTL, 4 banks & 4K Refresh The Hynix HYM71V32C755BT4 Series are 32Mx72bits ECC Synchronous DRAM Modules. The modules are composed of eighteen 32Mx4bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 168pin glass-epoxy printed circuit board. One 0.22uF and one 0.0022uF.
IDT72511 : Parallel Bidirectional Fifo : 512x18. NOTE: The IDT72511/72521 have been obsoleted and the last time buy will on 01/29/2003. These devices should not be used in new designs. : The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data.
K3N6V1000C : 32M bit. = K3N6V1000C / K3N6U1000C 32M-Bit (4Mx8 / 2Mx16) CMOS Mask ROM ;; Organization = 4Mx8/2Mx16 ;; Voltage(V) = 3.3 ;; Speed(ns) = 10(50pF) ;; Package = 44SOP,44TSOP2,48TSOP1 ;; Current (mA/uA) = 50/50 ;; Production Status = Eol ;; Comments = -.
M2S56D40AKT : 256m Double Data Rate Synchronous DRAM. 256M Double Data Rate Synchronous DRAM Contents are subject to change without notice. M2S56D20ATP / AKT M2S56D30ATP / AKT 8-bit, M2S56D40ATP/ AKT x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK.Input data is registered on both edges of data strobes, and output.
M5M5256DRV-85VXL-I : 262144-bit (32768-word BY 8-bit) CMOS Static RAM. The is 262,144-bit CMOS static RAMs organized by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery results in a high density and low power static RAM. Stand-by current is small enough for battery back-up application. It is ideal for the memory systems which require.
SN74ACT7811FN : 1024 18 Clocked First-in, First-out Memory. Member of the Texas Instruments Widebus TM Family Independent Asynchronous Inputs and Outputs 1024 Words × 18 Bits Read and Write Operations Can Be Synchronized to Independent System Clocks Programmable Almost-Full/Almost-Empty Flag Pin-to-Pin Compatible With SN74ACT7881, SN74ACT7882, and SN74ACT7884 Input-Ready, Output-Ready, and Half-Full Flags Cascadable.
TM497BBK32 : FPM. 4,194,304 BY 32-bit DRAM Module (simm). Organization. Single 5-V Power Supply (±10% Tolerance) 72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets Utilizes Eight 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages Long Refresh Period ms (2048 Cycles) All Inputs, Outputs, Clocks Fully TTL Compatible 3-State Output Common CAS Control for Eight Common Data-In and Data-Out.
H55S5162DFR-60M : 32M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54. s: Memory Category: DRAM Chip ; Density: 536871 kbits ; Number of Words: 32000 k ; Bits per Word: 16 bits ; Package Type: 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, FBGA-54 ; Pins: 54 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 5.4 ns ; Operating Temperature: -30 to 85 C (-22.
HYMD116645BL8J-J : 16M X 64 DDR DRAM MODULE, 0.7 ns, DMA184. s: Memory Category: DRAM Chip ; Density: 1073742 kbits ; Number of Words: 16000 k ; Bits per Word: 64 bits ; Package Type: DIMM-184 ; Pins: 184 ; Supply Voltage: 2.5V ; Access Time: 0.7000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
W25Q40BLSNIP : 4M X 1 SPI BUS SERIAL EEPROM, PDSO8. s: Memory Category: Flash, PROM ; Density: 4194 kbits ; Number of Words: 4000 k ; Bits per Word: 1 bits ; Package Type: SOIC, 3.81 MM, GREEN, PLASTIC, SOIC-8 ; Pins: 8 ; Supply Voltage: 3V ; Data Rate: 50 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F).
5962-R1020501QXC : 1M X 39 MULTI DEVICE SRAM MODULE, 20 ns, CQFP132. s: Memory Category: SRAM Chip ; Density: 40894 kbits ; Number of Words: 1000 k ; Bits per Word: 39 bits ; Package Type: QFP, 0.900 INCH, CERAMIC, SIDE BRAZED, QFP-132 ; Pins: 132 ; Logic Family: CMOS ; Supply Voltage: 1.9 ; Access Time: 20 ns ; Operating Temperature: -55 to 105 C (-67 to 221 F).