Details, datasheet, quote on part number: M27C256B-10B1TR
PartM27C256B-10B1TR
CategoryMemory => EPROM => 8 Mb
Description256 Kbit ( 32kb X 8 ) uv EPROM And OTP EPROM
CompanyST Microelectronics, Inc.
DatasheetDownload M27C256B-10B1TR datasheet
  

 

Features, Applications

10% SUPPLY VOLTAGE in READ OPERATION FAST ACCESS TIME: 45ns LOW POWER CONSUMPTION: Active Current 5MHz Standby Current 100A PROGRAMMING VOLTAGE: 0.25V PROGRAMMING TIME: 100s/byte (PRESTO II ALGORITHM) ELECTRONIC SIGNATURE Manufacturer Code: 20h Device Code: 8Dh

DESCRIPTION The a 256 KbitEPROM offeredin the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems and is organized by 8 bits. The FDIP28W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27C256B is offered PDIP32, PLCC32 and x 13.4 mm) packages.

E G VPP VCC VSS Address Inputs Data Outputs Chip Enable Output Enable Program Supply Voltage Ground

DEVICE OPERATION The operating modes of the M27C256B are listed in the Operating Modes. A single power supply is requiredin the read mode. All inputs are TTL levels except for VPP and on A9 for Electronic Signature. Read Mode The M27C256B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (tAVQV) is equalto the delay from E to output (tELQV). Data is available at the output after delay of t GLQV from the falling edge of G, assuming that E has been low and the addresses have been stable for at least t AVQV-tGLQV. Standby Mode The M27C256B has a standby mode which reduces the supplycurrentfrom to 100A. The M27C256B is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input.

Parameter Ambient Operating Temperature Under Bias Storage Temperature Input or Output Voltages (except A9) Supply Voltage A9 Voltage Program Supply Voltage

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. 2. Minimum DC voltage on Input or Output is 0.5V with possible undershoot to 2.0V for a period less than 20ns. Maximum DC voltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns. 3. Depends on range.

Mode Read Output Disable Program Verify Program Inhibit Standby Electronic Signature
- Q7 Data Out Hi-Z Data In Data Out Hi-Z Codes
Identifier Manufacturer's Code Device Code A0 VIL VIH 0 1 Hex Data 20h 8Dh

Two Line Output Control BecauseEPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows: a. the lowest possible memory power dissipation, b. complete assurance that output bus contention will not occur.

For the most efficientuse of thesetwo controllines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.


 

Related products with the same datasheet
M27C256B-10B1X
M27C256B-10B3TR
M27C256B-10B3X
M27C256B-10B6TR
M27C256B-10B6X
M27C256B-10B7TR
M27C256B-10B7X
M27C256B-10C1TR
M27C256B-10C1X
M27C256B-10C3TR
M27C256B-10C3X
M27C256B-10C6TR
Some Part number from the same manufacture ST Microelectronics, Inc.
M27C256B-10B1X 256 Kbit ( 32kb X 8 ) uv EPROM And OTP EPROM
M27C256B-10C6 256 Kbit (32KB X8) uv EPROM And OTP EPROM
M27C256B-10C6TR 256 Kbit ( 32kb X 8 ) uv EPROM And OTP EPROM
M27C256B-10F1 256k -32k X 8- uv EPROM And OTP ROM
M27C256B-10F1TR 256 Kbit ( 32kb X 8 ) uv EPROM And OTP EPROM
M27C256B-12-1 256 Kbit (32KB X8) uv EPROM And OTP EPROM
M27C256B-12B1TR 256 Kbit ( 32kb X 8 ) uv EPROM And OTP EPROM
Same catergory

CY62126BVLL-55ZI : MicroPower asynchronous SRAM. Micropower Asynchronous SRAMs. 2.7V3.6V operation CMOS for optimum speed/power Low active power (70 ns, LL version) 54 mW (max.) (15 mA) Low standby power (70 ns, LL version) 54 W (max.) (15 A) Automatic power-down when deselected Independent control of Upper and Lower Bytes Available in 44-pin TSOP II (forward) and fBGA (BLE) is LOW, then data from I/O pins (I/O 1 through I/O8),.

CY7C419-10AC : 5V Async Fifo. Asynchronous first-in first-out (FIFO) buffer memories 9 (CY7C433) Dual-ported RAM cell High-speed 50.0-MHz read/write independent of depth/width Low operating power: ICC 35 mA Empty and Full flags (Half Full flag in standalone) TTL compatible Retransmit in standalone Expandable in width PLCC, 7x7 TQFP, SOJ, 300-mil and 600-mil DIP Pin compatible and functionally.

HYB18RL25632AC : 256 Mbit DDR Reduced Latency DRAM. Edition Jun. 2002 This edition was realized using the software system FrameMaker. Published by Infineon Technologies, Marketing-Kommunikation, Balanstrae 73, 81541 Mnchen Infineon Technologies 6/30/2002. All Rights Reserved. Attention please! As far as patents or other rights of third parties are concerned, liability is only assumed for components,.

HYMD116M645BL8 : 128 MB. 16Mx64 Bits Unbuffered DDR Sdram So-dimm. Hynix HYMD116M645B(L)8-J/M/K/H/L series is unbuffered 200-pin double data rate Synchronous DRAM Small Outline Dual In-Line Memory Modules (SO-DIMMs) which are organized as 16Mx64 high-speed memory arrays. Hynix HYMD116M645B(L)8-J/M/K/H/L series consists of eight 16Mx8 DDR SDRAM in 400mil TSOP II packages a 200pin glass-epoxy substrate. Hynix HYMD116M645B(L)8-J/M/K/H/L.

IBM0418A41QLAB : . x 18 organizations x 18 organizations 0.25 Micron CMOS technology Synchronous Pipeline Mode of Operation with Self-Timed Late Write Single Differential Extended HSTL Clock +3.3V Power Supply, Ground, 1.5V VDDQ, and 0.75V VREF HSTL Input and Output levels Registered Addresses, Write Enables, Synchronous Select, and Data Ins Registered Outputs Common.

IBM0418A8CBLBB : . x 18 Organizations x 18 Organizations CMOS Technology Double Data Rate and Single Data Rate Synchronous Modes of Operation Pipeline Mode of Operation Self-Timed Late Write with Full Data Coherency Single Differential HSTL Clock +2.5V Power Supply, Ground, 1.9V VDDQ, and 0.95V VREF PBGA Package HSTL Input and Output levels Registered Addresses, Controls.

IDT72V3632 : 3.3v CMOS Syncbififo (tm). Memory storage capacity: x 2 Supports clock frequencies to 100 MHz Fast access times of 6.5ns Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Two independent clocked FIFOs buffering data in opposite directions Mailbox bypass register for each FIFO Programmable.

KM68FV2000T : = KM68FV2000T 256Kx8 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 256Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,85 ;; Operating Temperature = 0~70,-40~85 ;; Operating Current(mA) = 60 ;; Standby Current(uA) = 10 ;; Package = 32TSOP1 ;; Production Status = Eol ;; Comments = -.

LH28F160BJHE-TTL90 : 16M Top Boot Block Flash.

M27W256 : 256 Kbit (32KB X 8) Low Voltage uv EPROM And OTP EPROM. to 3.6V SUPPLY VOLTAGE in READ OPERATION ACCESS TIME: 70ns at VCC 80ns at VCC to 3.6V PIN COMPATIBLE with M27C256B LOW POWER CONSUMPTION: 15A max Standby Current 15mA max Active Current at 5MHz PROGRAMMING TIME 100s/byte HIGH RELIABILITY CMOS TECHNOLOGY 2,000V ESD Protection 200mA Latchup Protection Immunity ELECTRONIC SIGNATURE Manufacturer.

MR16R1626MN1 : Normal RIMM. = MR16R1626MN1 (16M X 16) X4(6/8)pcs RIMM(TM) Module Based on 256Mb M-die, 32s Banks,16K/32ms Ref, 2.5V ;; Density(MB) = 192 ;; Organization = 512Kx16x32s ;; Component Composition = 256M(1st)x6 ;; Voltage(V) = 2.5 ;; Refresh = 16K/32ms ;; Speed(MHz)/ TRAC(ns) = 300/53.3,356/45,400/45 ;; #of Pin = 184 ;; Production Status = Eol ;; Comments.

PS29LP400 : 4 MB Flash Memory, Organized 512K X 8 or 256K X 16, Read Access < 55 Ns, VCC 1.65V - 3.6 V, Icc Active < 3 MA, Icc Standby < 10uA, Available in 48-pin Tsop or Bga..

S-29194A : 3-wire EEPROM. Serial 3-wire EePROM. The S-29X94A Series is high speed, low power 1K/2K/4K-bit serial E2PROM with a wide operating voltage range. They are organized 16-bit and 16-bit, respectively. Each is capable of sequential read, where addresses are automatically incremented in 16-bit blocks. The S-29X94A Series is capable of protecting the memory, % of which can be protected starting.

IDT72V2101L10PF9 : 256K X 9 OTHER FIFO, 6.5 ns, PQFP64. s: Memory Category: FIFO ; Density: 2359 kbits ; Number of Words: 256 k ; Bits per Word: 9 bits ; Package Type: TQFP, PLASTIC, TQFP-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

MT58L1MY18DB-10 : 1M X 18 CACHE SRAM, 5 ns, PBGA119. s: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 1000 k ; Bits per Word: 18 bits ; Package Type: BGA, 14 X 22 MM, PLASTIC, MS-028BHA, BGA-119 ; Pins: 119 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

P4C168L-12JC : 4K X 4 STANDARD SRAM, 12 ns, PDSO20. s: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 4 k ; Bits per Word: 4 bits ; Package Type: SOJ, 0.300 INCH, PLASTIC, SOJ-20 ; Pins: 20 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z