Details, datasheet, quote on part number: M28F256-10B1TR
PartM28F256-10B1TR
CategoryMemory => Flash
Description256k ( 32k X8, Chip Erase ) Flash Memory
CompanyST Microelectronics, Inc.
DatasheetDownload M28F256-10B1TR datasheet
Quote
Find where to buy
 
  
Related products with the same datasheet
M28F256-10B3TR
M28F256-10B6TR
M28F256-10C1TR
M28F256-10C3TR
M28F256-10C6TR
M28F256-10XB1TR
M28F256-10XB3TR
M28F256-10XB6TR
M28F256-10XC1TR
M28F256-10XC3TR
M28F256-10XC6TR
M28F256-12B1TR
Some Part number from the same manufacture ST Microelectronics, Inc.
M28F256-10B3TR 256k ( 32k X8, Chip Erase ) Flash Memory
M28F256-12-1 256k -32k X 8, Chip Erase- Flash Memory
M28F256-12B1TR 256k ( 32k X8, Chip Erase ) Flash Memory
M28F256-15-1 256k -32k X 8, Chip Erase- Flash Memory
M28F256-15B1TR 256k ( 32k X8, Chip Erase ) Flash Memory
M28F256-20-1 256k -32k X 8, Chip Erase- Flash Memory
M28F256-20B1TR 256k ( 32k X8, Chip Erase ) Flash Memory
M28F256A-10 256k -32k X 8, Chip Erase- Flash Memory
M28F512 512k -64k X 8, Chip Erase- Flash Memory
M28LV64 Obsolete - 64K (8K X 8) Low Voltage Parallel EePROM With Software Data Protection
M28LV64-200K1 64k 8k X 8 Low Voltage Parallel EePROM With Software Data Protection
Same catergory

71V633 : 3.3V 64K X 32 Static SRAM With Flow-through Outputs. 32 3.3V Synchronous SRAM Flow-Through Outputs Burst Counter, Single Cycle Deselect x 32 memory configuration Supports high performance system speed Commercial: 11 11ns Clock-to-Data Access (50 MHz) Commercial and Industrial: 12 12ns Clock-to-Data Access (50 MHz) Single-cycle deselect functionality (Compatible with Micron Part # MT58LC64K32B2LG-XX) LBO input.

ADBDB1808 : ADBDB1808, 256, 32MX64, 4B/SSTL2, 8K/64ms, 184, (32MX8)*8.

AM29F010A : 1M. 1 Megabit (128 K X 8-bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory.

CY7C1354A : 256Kx36/512Kx18 Pipelined SRAM With Nobltm Architecture. Zero Bus Latency, no dead cycles between Write and Read cycles Fast clock speed: MHz Fast access time: ns Internally synchronized registered outputs eliminate the need to control OE Single 3.3V 5% and +5% power supply VCC Separate VCCQ for or 2.5V I/O Single WEN (Read/Write) control pin Positive clock-edge triggered, address, data, and control signal.

IDT71215 : 256K. Bicmos Cache-tag RAM: 16kx15. x 15 Configuration 12 TAG Bits 3 Separate I/O Status Bits (Valid, Dirty, Write Through) Match output uses Valid bit to qualify MATCH output High-Speed Address-to-Match comparison times 8/9/10/12ns over commercial temperature range BRDY circuitry included inside the Cache-Tag for highest speed operation Asynchronous Read/Match operation with Synchronous.

M368L3313DTM : = M368L3313DTM 32Mx64 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 256 ;; Organization = 32Mx64 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = B3 ;; #of Pin = 184 ;; Power = C ;; Component Composition = (16Mx8)x16 ;; Production Status = Eol ;; Comments = -.

M5M5408BFP-55H : . Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory.

MB84VA2001-10 : 8m ( X 8 ) Flash Memory & 2m ( X 8 ) Static RAM. Power supply voltage 3.6 V High performance 100 ns maximum access time Operating Temperature to +85C FLASH MEMORY Minimum 100,000 write/erase cycles Sector erase architecture One 16 K byte, two 8 K bytes, one 32 K byte, and fifteen 64 K bytes. Any combination of sectors can be concurrently erased. Also supports full chip erase. Boot Code Sector Architecture.

MB84VD22083EA : 32m ( X 8/x16 ) Flash Memory & 2m ( X 8/x16 ) Static RAM. Stacked MCP (Multi-Chip Package) FLASH MEMORY & SRAM Power supply voltage to 3.3V High performance 90 ns maximum access time (Flash) 85 ns maximum access time (SRAM) Operating Temperature to +85C Package 73-ball FBGA Flash Memory Ordering Part No. VCCf, VCCs 3.0 V Max. Address Access Time (ns) Max. CE Access Time (ns) Max. OE Access Time (ns) Simultaneous.

MSM54V16258B : DRAMs and ASMs. 256K X 16-Bit Fpm, 3V.

SLE4436 : Security & Chip Card Ics.

TM248GBK32F-60 : ti TM248GBK32F, 2 097 152 BY 32-Bit Dynamic RAM Modules. Organization TM124FBK32F. TM248GBK32F. Single 5-V Power Supply (10% Tolerance) 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket TM124FBK32F Utilizes Two 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Package TM248GBK32F Utilizes Four 16M-Bit DRAMs in Plastic SOJ Package Long Refresh Period (1 024 Cycles).

TMS28F400AXY : 4M. 524 288 BY 8-bit/262 144 BY 16-bit Auto-select Boot-block Flash Memories.

V436532S04VATG-10PC : 3.3 Volt 32M X 64 High Performance PC100 Unbuffered Sdram Module, 168 Pin Dimm.

WED2ZL361MS : SSRAM->NBL SSRAM MCP. Density = 36Mb ;; Organization = 1Mx36 ;; Speed MHZ = 133-250 ;; Volt = 2.5 ;; Package = 119 Pbga ;; Temp = C ;;.

LH28F160S5HNS-S1 : Flash Memory 16Mbit (2Mbitx8/1Mbitx16) 16M Smart,64k Block, 70ns. LHF16KS1 Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following.

W3H32M72E- : 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package 65% SPACE SAVINGS vs. FPBGA  Re duced part count  54% I/O reduction vs FPBGA  Re duced trace lengths for low er par a sit ic ca pac i tance  Suit able for hi-re li abil i ty ap pli ca tions  Upgradable to 64M x 72 den si ty (con tact fac to ry for information).

HY5PS1G1631CFP : * VDD=1.8V * VDDQ=1.8V +/- 0.1V * All inputs and outputs are compatible with SSTL_18 interface * Fully differential clock inputs (CK, /CK) operation * Double data rate interface * Source synchronous-data transaction aligned to bidirectional data strobe (DQS, /DQS) * Differential Data Strobe (DQS, /DQS) * Data outputs on DQS, /DQS edges when read (edged.

K4D26323QV-VC200 : 4M X 32 DDR DRAM, 0.35 ns, PBGA144. s: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 4000 k ; Bits per Word: 32 bits ; Package Type: LEAD FREE, FBGA-144 ; Pins: 144 ; Logic Family: CMOS ; Supply Voltage: 2 ; Access Time: 0.3500 ns ; Operating Temperature: 0 to 65 C (32 to 149 F).

72V205L10PF : 256 X 18 OTHER FIFO, 6.5 ns, PQFP64. s: Memory Category: FIFO ; Density: 5 kbits ; Number of Words: 256 k ; Bits per Word: 18 bits ; Package Type: TQFP, PLASTIC, TQFP-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z