|
|
Part: M74HC76-1
Category:
Description: Dual J-k Flip Flop With Preset And Clear
Company: ST Microelectronics, Inc.
Datasheet: Download M74HC76-1 datasheet File size : 53 kB
Request For quote: Find where to buy M74HC76-1
Datasheet text preview:
M74HC76
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
s
s
s
s
s
s
s
H IGH SPEED : fMAX = 67MHz (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC =2µA(MAX.) at TA=25°C H IGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL W IDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 76
DIP
SOP
TSSOP
ORDER CODES
PACKAGE DIP SOP TSSOP TUBE M74HC76B1R M74HC76M1R T&R M74HC76RM13TR M74HC76TTR
DESCRIPTION The M74HC76 is an high speed CMOS DUAL J-K FLIP FLOP WITH CLEAR fabricated with silicon gate C2MOS technology. Depending on with the logic level at J and K inputs, this device changes state on the negative going transition of clock pulse (CK). CLEAR (CLR)
and PRESET (PR) are independent of the clock and are accomplished by a logic low on the corresponding input. All inputs are equipped with protection circuits against static discharge and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/11
M74HC76
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No 1, 6 2, 7 3, 8 4, 9 10, 14 11, 15 16, 12 13 5 SYMBOL 1CK, 2CK NAME AND FUNCTION
Clock Input(HIGH to LOW edge triggered) 1PR, 2PR Set Inputs (Active LOW) Asynchronous Reset 1CLR, 2CLR Inputs (Active LOW) Data Inputs: Flip-Flop 1 1J, 2J and 2 Complement Flip-Flop 1Q, 2Q Outputs 1Q, 2Q True Flip-Flop Outputs Data Inputs: Flip-Flop 1 1K, 2K and 2 GND Ground (0V) Vcc Positive Supply Voltage
TRUTH TABLE
INPUTS CLR L H L H H H H H
X : Don't Care
OUTPUTS FUNCTION K X X X L H L H X CK X X X Q L H H Qn L H Qn Qn Q H L H Qn H L Qn Qn CLEAR PRESET -- -NO CHANGE -- ----TOGGLE NO CHANGE
PR H L L H H H H H
J X X X L L H H X
LOGIC DIAGRAM
2/11
M74HC76
AB SOLUTE MAXIMUM RATINGS
Symbol V CC VI VO IIK IOK IO PD Tstg TL Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current Power Dissipation Storage Temperature Lead Temperature (10 sec) Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 ± 20 ± 20 ± 25 ± 50 500(*) -65 to +150 300 Unit V V V mA mA mA mA mW °C °C
ICC or IGND DC VCC or Ground Current
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied (*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
RECOMMENDED OPERATING CONDITIONS
Symbol V CC VI VO Top tr, tf Supply Voltage Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 2.0V VCC = 4.5V VCC = 6.0V Parameter Value 2 to 6 0 to VCC 0 to VCC -55 to 125 0 to 1000 0 to 500 0 to 400 Unit V V V °C ns ns ns
3/11
Others parts begin by m7
|
|
|
