|Category||Interface and Interconnect|
|Description||4-PORT LVDS And 4-PORT TTL to LVDS Repeaters|
|Company||ST Microelectronics, Inc.|
|Datasheet||Download STLVDS105B datasheet
RECEIVER AND DRIVERS MEET OR EXCEED THE REQUIREMENTS OF ANSI EIA/TIA-644 STANDARD: RECEIVERS LOW-VOLTAGE TTL (LVTTL) LEVELS DESIGNED FOR SIGNALING RATES TO 630Mbps OPERATES FROM A SINGLE 3.3V SUPPLY LOW VOLTAGE DIFFERENTIAL SIGNALING WITH TYPICAL OUTPUT VOLTAGE OF 350mV AND A 100 LOAD PROPAGATION DELAY TIME: 2.2ns (TYP) ELECTRICALLY COMPATIBLE WITH LVDS, PECL, LVPECL, LVTTL, LVCOMOS, GTL, BTL, CTT, SSTL, OR HSTL OUTPUTS WITH EXTERNAL NETWORK BUS TERMINAL ESD (HBM) EXCEEDS 7KV SO AND TSSOP PACKAGING
DESCRIPTION The is a differential line receiver and a LVTTL input connected to four differential line drivers that implement the electrical characteristics of low voltage differential signaling, for point to point baseband data transmission over controlled impedance media of approximately 100. The transmission media can be printed-circuit board traces, backplanes, or cable. ORDERING CODES
LVDS, as specified is a data signaling technique that offers low-power, low noise coupling, and switching speed to transmit data at a speed 630Mbps at relatively long distances. The drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allow extremely precise timing alignment of the signals repeated from the input. The device allows extremely precise timing alignment of the signal repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.Package SO-16 (Tube) SO-16 (Tape & Reel) TSSOP16 (Tape & Reel)
Comments 50parts per tube / 20tube per box 2500 parts per reel 2500 parts per reel
PlN N° SYMBOL to 4X GND VCC NAME AND FUNCTION Enable Driver Inputs Receiver Input Not Connected Driver Inputs Driver Inputs Ground Supply VoltageL=Low level, H=High Level, Z= High Impedance
Symbol VCC VR ESD Tstg Supply Voltage (Note 1) Voltage Range ESD Protection Voltage (HBM) Storage Temperature Range Enable Inputs Z, to GND All Pins Parameter Value to +150 Unit KV °C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. Note 1: All voltages except differential I/O bus voltage, are with respect to the network ground terminal.
Symbol VCC VIH VIL |VID| VIC TA Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage Magnitude Of Differential Input Voltage Common Mode Input Voltage Operating Temperature Range |VID|/2 -40 Parameter Min. 85 °C Typ. 3.3 Max. 3.6 Unit
ELECTRICAL CHARACTERISTICS (TA to 85°C, and VCC 3.3V ±10% over recommended operating conditions unless otherwise noted. All typical values are = 25°C)
Symbol |VOD| VOC(SS) Parameter Differential Output Voltage Magnitude Change in Differential Output Voltage Magnitude Between Logic State Change in Steady-state Common Mode Output Voltage Between Logic State Steady-state Common Mode Output Voltage Peak to Paek Common mode Output Voltage Supply Current High Level Input Current Low Level Input Current = 100 Test Conditions VID = ±100mV Min. 247 -50 Typ. 340 Max. 454 50 Unit mV
Short Circuit Output Current VO(Y) or VO(Z) = 0V High Impedance Output Current Power OFF Output Current or 2.4V VCC 5 9.4
Input Capacitance = 0.4 sin (4e6t)+0.5V Inputs) Output Capacitance = 0.4 sin (4e6t)+0.5V, Disabled I Outputs)
|Related products with the same datasheet|
|Some Part number from the same manufacture ST Microelectronics, Inc.|
|STLVDS105BD 4-PORT LVDS And 4-PORT TTL to LVDS Repeaters|
|STLVDS31 High Speed Differential Line Drivers|
|STLVDS31B High Speed Differential Line Drivers|
|STLVDS32 High Speed Differential Line Receivers|
|STLVDS3487B High Speed Differential Line Drivers|
|STLVDS385 3.3V Programmable LVDS Transmitter 24-BIT Flat Panel Display (FPD) LINK-85MHZ|
|STLVDS385B +3.3V Programmable LVDS Transmitter 24-BIT Flat Panel Display (FPD) LINK-85MHZ|
|STLVDS385B High Speed Flat-panel Display Interface|
|STLVDS385BTR 3.3V Programmable LVDS Transmitter 24-BIT Flat Panel Display (FPD) LINK-85MHZ|
|STLVDS47 3v LVDS Quad CMOS Differential Line Driver|
|STLVDS47B 3V LVDS Quad CMOS Differential Line Driver|
|STLVDS9637B High Speed Differential Line Receivers|
|STM1001 Reset Circuit|
|STM1645-10 RF Power Module Satellite Communications Applications|
|STM2DPFS30L P - Channel 30v - 0.145ohm - 2a Minis0-8 StripFET MOSFET Plus Schottky Rectifier|
|STM351-2 RF Power Module Wireless Local Loop Applications|
82380 : Mobile Pci Bridge. 82380AB Mobile PCI-To-ISA Bridge (MISA) 82380PB Mobile PCI-To-PCI Bridge (MPCI) Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.
9FHTBJB : 9-pin Female to Terminal Blocks Jumper Box. Enclosed 9-pin to terminal block jumper box includes hardware and wires. Use jumper wires to solder any pin of the 9-pin connector to any one of the 6 terminal clocks. This product designed and manufactured in USA of domestic and imported parts by .
DS8837 : Hex Unified Bus Receiver (discontinued). The DS7837 DS8837 are high speed receivers designed for use in bus organized data transmission systems interconnected by terminated 120X impedance lines The external termination is intended be 180X resistor from the bus to the a 5V logic supply together with a 390X resistor from the bus to ground The receiver design employs a built-in input hysteresis.
HIP5010 : 7V, 17A SynchroFET. Designed with the P6 and Pentium® in mind, the Intersil SynchroFETTM family provides a new approach for implementing a synchronous rectified buck switching regulator. The SynchroFET replaces two power DMOSs, a Schottky diode, two gate drivers and synchronous control circuitry. The complementary drive circuit turns the upper FET on and the lower FET off when.
IMP5219 : 9-line Scsi Terminator. The 9-channel IMP5219 SCSI terminator is part of IMP's family of highperformance SCSI terminators that deliver true UltraSCSI performance. The BiCMOS design offers superior performance over first generation linear regulator/resistor based terminators. IMP's new architecture employs high-speed adaptive elements for each channel, thereby providing the fastest.
LB1695 : 3-phase Brushless Motor Driver. The is a three-phase brushless motor driver IC that is optimal for DC fan motor drive in home appliances such as on-demand water heaters. Current limiter circuit Low-voltage protection circuit Thermal shutdown protection circuit Hall amplifiers with hysteresis characteristics FG output function Three-phase brushless motor drive 45-V voltage handling.
M24164BN : 16 Kbit Serial I2c Bus EePROM. TWO WIRE I2C SERIAL INTERFACE SUPPORTS 400kHz PROTOCOL 1 MILLION ERASE/WRITE CYCLES 40 YEARS DATA RETENTION 2ms TYPICAL PROGRAMMING TIME SINGLE SUPPLY VOLTAGE: to 5.5V for to 5.5V for to 5.5V for M24164-R HARDWARE WRITE CONTROL BYTE and PAGE WRITE (up to 16 BYTES) BYTE, RANDOM and SEQUENTIAL READ MODES SELF TIMED PROGRAMMING CYCLE AUTOMATIC ADDRESS.
PAC1284-03QR : P/active Ieee 1284 Ecp/epp Termination Network.
PI90LV14 : 1:5 Differential Clock/data Distribution (Bank Select). Meets and Exceeds the Requirements of ANSI TIA/EIA-644-1995 Designed for clocking rates to 320MHz Operates from a single 3.3V Supply Low Voltage Differential Signaling (LVDS) with Output Voltages of ±350mV into a 100-ohm load Choice between LVDS or TTL clock input Synchronous Enable/Disable Clock outputs default LOW when inputs open Multiplexed clock.
SN65LVDT125DBT : ti SN65LVDT125, 4x4 1.5 GBPS LVDS Crosspoint Switch. D Signaling Rates >1.5 Gbps per Channel D Supports Telecom/Datacom and HDTV Video Designed to support signaling rates to 1.5 Gbps for OC-12 clocks (622 MHz). The 1.5-Gbps signaling rate allows use in HDTV systems, including SMPTE 292 video applications requiring signaling rates of 1.485 Gbps. The SN65LVDS125 and SN65LVDT125 are characterized for operation.
STLVD210B : Differential LVDS Clock Driver. 100ps PART-TO-PART SKEW 50ps BANK SKEW DIFFERENTIAL DESIGN MEETS LVDS SPEC. FOR DRIVER OUTPUTS AND RECEIVER INPUTS REFERENCE VOLTAGE AVAILABLE OUTPUT VBB LOW VOLTAGE VCC RANGE TO 2.625V HIGH SIGNALLING RATE CAPABILITY (EXCEEDS 700MHz) SUPPORT OPEN, SHORT, AND TERMINATED INPUT FAIL-SAFE (LOW OUTPUT STATE) PROGRAMMABLE DRIVERS POWER OFF CONTROL The is a low skew.
TB5D2HD : ti TB5D2H, 5V Quad Pecl Driver. Functional Replacements for the Agere BDG1A, BPNGA and BDGLA Pin-Equivalent to the General-Trade 26LS31 Device 2.0 ns Maximum Propagation Delays 0.15 ns Output Skew Typical Between ± Pairs Capable of Driving 50- Loads or 3.3-V Supply Operation TB5D1M Includes Surge Protection on Differential Outputs TB5D2H No Line Loading When VCC = 0 Third State Output.
UC5605 : 9-line Low Capacitance Scsi Active Terminator. Reverse Disconnect Complies with SCSI, SCSI-2 and SPI-2 Standards 5pF Channel Capacitance during Disconnect Hot Plugging Capability -400mA Sourcing Current for Termination +100mA Sinking Current for Active Negation 1V Dropout Voltage Regulator 100µA Supply Current in Disconnect Mode Trimmed Termination Current to 5% Trimmed Impedance to 5% Low Thermal.
XRT3590ES : Co-directional. NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free.
XRT82D20 : Single Channel E1 Line Interface Unit. The is a fully integrated, single channel, line interface Transceiver for E1 (2.048 Mbps) applications. The LIU IC consists of a receiver with adaptive data slicer for accurate data and clock recoveries and a transmitter which accepts either single or dual-rail digital input for signal transmission to the line using a low- impedance differential line.
SN65HVD1791 : 70-V Fault-Protected RS-485 Transceivers These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to human-body model s. These devices combine a differential driver.
ISP1507C : ULPI Hi-Speed Universal Serial Bus Host And Peripheral Transceiver The ISP1507 is a Universal Serial Bus (USB) high-speed host and peripheral transceiver that is fully compliant with Universal Serial Bus Rev. 2.0 and UTMI+ Low Pin Interface (ULPI) Rev. 1.1. The ISP1507 can transmit and receive USB data at high-speed (480 Mbit/s), full-speed (12 Mbit/s).
ISO3082 : Isolated 5-V Full & Half-Duplex RS-485 Transceivers The ISO3080, and ISO3086 are isolated full-duplex differential line drivers and receivers while the ISO3082, and ISO3088 are isolated half-duplex differential line transceivers for TIA/EIA 485/422 applications. These devices are ideal for long transmission lines since the ground loop is broken to allow.