|
Details, datasheet, quote on part number:TS4855IJT
| |
| Part: | TS4855IJT |
| Category: | Communication => Telephony => Speakers |
| Description: | Mono 1 W Speaker And Stereo 160 MW Headset BTL Drivers With Digital Volume Control |
| Company: | ST Microelectronics, Inc. |
| Datasheet: | Download TS4855IJT datasheet File size : 1566 kB |
| Request For quote: | Find where to buy TS4855IJT
|
| |
Datasheet text preview:
TS4851
MONO 1 W SPEAKER AND STEREO 160 mW HEADSET BTL DRIVERS WITH DIGITAL VOLUME CONTROL
s s s s s s s s s s s s s Operating from VCC = 3 V to 5.5 V Rail to rail input/output Speaker driver with 1 W output @ Vcc = 5 V, THD+N = 1%, F = 1 kH z, 8 load Headset drivers with 160 mW output @ Vcc = 5 V, THD+N = 1%, F = 1 kHz, 32 load Headset output is 30 mW in stereo @ Vcc = 3 V THD+N < 0.5% Max @ 20 mW into 32 BTL, 50 Hz < Frequency < 20 kHz 32-step digital volume control from 34.5 dB to +12 dB +6 dB power up volume and full standby 8 different output modes Pop & click reduction circuitry Low shutdown current (< 100 nA) Thermal shutdown protection Flip-chip package 18 x 300 µm bumps
PIN CONNECTIONS (top view)
TS485IJT - Flip Chip
DESCRIPTION
The TS4851 is a low power audio amplifier that can drive either both a mono speaker or a stereo headset. To the speaker, it can deliver 400 mW (typ.) of continuous RMS output power into an 8 load with a 1% THD+N value. To the headset driver, the amplifier can deliver 30 mW (typ.) per channel of continuous average power into a stereo 32 bridged-tied load with 0.5% THD+N @ 3.3 V. This device features a 32-step digital volume control and 8 different output selections. The digital volume and output modes are controlled through a three-digit SPI interface bus.
R OUT < R OUT + R IN L IN PHONE IN SPKR OUT+ BYPASS GND VCC SPKR OUT CLK VCC
Pin Out (top view)
GND L OUT +
L OUT -
DAT A
APPLICATIONS
s Mobile Phones ORDER CODE
Package Part Number TS4851IJT Temperature Range J -40, +85°C ·
NC ENB
J = Flip Chip Package - only available in Tape & Reel (JT))
April 2003
Revision B
1/26
TS4851 1
Application Information for a Typical Application
APPLICATION INFORMATION FOR A TYPICAL APPLICATION
External component descriptions
Component Ci n Functional Description
This is the input coupling capacitor. It blocks the DC voltage at, and couples the input signal to the amplifier's input terminals. Cin also creates a highpass filter with the internal input impedance Zin at Fc =1/ (2i x Zin x Cin). This is the Supply Bypass capacitor. It provides power supply filtering. This is the Bypass pin capacitor. It provides half-supply filtering.
Cs CB
2/26
SPI Bus Interface 2 SPI BUS INTERFACE
TS4851
2.1 Pin descriptions
Pin
DATA CLK ENB This is the serial data input pin. This is the clock input pin. This is the SPI enable pin active at high level.
Functional Description
2.2 Description of SPI operation
The serial data bits are organized into a field containing 8 bits of data as shown in Table 1. The DATA 0 to DATA 2 bits determine the output mode of the TS4851 as shown in Table 2. The DATA 3 to DATA 7 bits determine the gain level setting as illustrated by Table 3. For each SPI transfer, the data bits are written to the DATA pin with the least significant bit (LSB) first. All serial data are sampled at the rising edge of the CLK signal. Once all the data bits have been sampled, ENB transitions from logic-high to logic low to complete the SPI sequence. All 8 bits must be received before any data latch can occur. Any excess CLK and DATA transitions will be ignored after the height rising clock edge has occurred. For any data sequence longer than 8 bits, only the
first 8 bits will get loaded into the shift register and the rest of the bits will be disregarded. Table 1: Bit Allocation DATA LS B DATA 0 DATA 1 DATA 2 DATA 3 DATA 4 DATA 5 DATA 6 MSB DATA 7 MODES Mode 1 Mode 2 Mode 3 gain 1 gain 2 gain 3 gain 4 gain 5
Table 2: Output mode selection: G from -34.5 dB to +12 dB (by steps of 1.5 dB) Output Mode #
0 1 2 3 4 5
DATA 2
0 0 0 0 1 1
DATA 1
0 0 1 1 0 0
DATA 0
0 1 0 1 0 1
SPKERout1
SD 6dBxP SD Gx(R+L) SD Gx(R+L) +6dBxP
Rout
SD SD 0dBxP SD GxR SD
Lout
SD SD 0dBxP SD GxL SD
6 7
1)
1 1
1 1
0 1
SD 6dBxP
GxR+0dBxP GxR+0dBxP
GxL+0dBxP GxL+0dBxP
SD = Shutdown Mode, P = Phone in Input, R = Rin input and L = Lin input
3/26
|
|
