|
Details, datasheet, quote on part number:ZPSD511B1-C-90JI
| |
Datasheet text preview:
PSD5XX ZPSD5XX
Low Cost Field Programmable Microcontroller Peripherals
NOT FOR NEW DESIGN
FEATUR ES SUMMARY s Single Supply Voltage: 5 V±10% for PSD5XX 2.7 to 5.5 V for PSD5XX-V
s s s s s s
Figure 1. Packages
Up to 1 Mbit of UV EPROM Up to 16 Kbit SRAM Input Latches Programmable I/O ports Page Logic Programmable Security
PLDCC68 (J) CLDCC68 (L) TQFP68 (U)
January 2002
This is information on a product still in production but not recommended for new designs.
1/3
PSD5XX Family
PSD5XX/ZPSD5XX Field-Programmable Microcontroller Peripherals Table of Contents
1 2 3 4 5 6 7 8 9 Introduction ........1 Key Features ..............3 Notation .......4 ZPSD Background ......4 Integrated Power ManagementTM Operation ........6 Design Flow .......7 PSD5XX Family ..........8 Table 2. PSD5XX Pin Descriptions....9 The PSD5XX Architecture ..........11 9.1 The ZPLD Block.........11 9.1.1 The DPLD........14 9.1.2 The GPLD........14 9.1.2.1 Por A Macrocell Structure ........16 9.1.2.2 Port B Macrocell Structure .......20 9.1.2.3 Port E Macrocell Structure .......23 9.1.3 The PPLD ........26 9.1.4 The ZPLD Power Management ........26 9.2 Bus Interface.....29 9.2.1 Bus Interface Configuration .....29 9.2.2 PSD5XX Interface to a Multiplexed Bus ..........29 9.2.3 PSD5XX Interface to Non-Multiplexed Bus .....30 9.2.4 Data Byte Enable............30 9.2.5 Optional Features ...........34 9.2.6 Bus Interface Examples...........34 9.3 I/O Ports............39 9.3.1 Standard MCU I/O ..........39 9.3.2 PLD I/O ..........39 9.3.3 Address Out.....40 9.3.4 Address In .......40 9.3.5 Data Port .........40 9.3.6 Special Function Out ......40 9.3.7 Alternate Function In ......41 9.3.8 Peripheral I/O ..41 9.3.9 Open Drain Outputs........41 9.3.10 Port Registers..42 9.3.11 Port A Functionality and Structure.......45 9.3.12 Port B Functionality and Structure.......45 9.3.13 Port C and Port D Functionality and Structure ......48 9.3.14 Port E Functionality and Structure.......48 9.4 Memory Block ............52 9.4.1 EPROM ...........52 9.4.2 SRAM .....52 9.4.3 Memory Select Map........52 9.4.4 Memory Select Map for 8031 Application........54 9.4.5 Peripheral I/O ..56
i
PSD5XX Family
PSD5XX/ZPSD5XX Field-Programmable Microcontroller Peripherals Table of Contents
(cont.)
10.0 11.0 12.0
13.0
14.0 15.0 16.0 17.0 18.0 19.0 20.0
21.0
9.5 Power Management Unit ..........58 9.5.1 Standby Mode ..........58 9.5.2 Power Down ....58 9.5.3 Sleep Mode .....58 9.5.4 Other Power Saving Options ...61 9.6 PSD5XX Counter/Timer ............63 9.6.1 Counter/Timer Operation.........66 9.6.2 Counter/Timer Registers .........81 9.7 Interrupt Controller .....95 9.7.1 Interrupt Operation .........95 9.7.2 Input/Output ...100 9.7.3 PPLD Macrocell............100 9.7.4 Interrupt Flowchart........100 Page Register .........103 Security Protection...........103 System Configuration ......104 12.1 Reset Input ...........108 12.2 ZPLD and Memory During Reset..108 12.3 Register Values During and After Reset......108 12.4 ZPLD Macrocell Initialization ........108 Specifications ..........109 13.1 Absolute Maximum Ratings ..........109 13.2 Operating Range ..109 13.3 Recommended Operating Conditions..........109 13.4 AC/DC Parameters ..............110 13.5 Example of PSD5XX Typical Power Calculation at VCC = 5.0 V ..111 13.6 DC Characteristics (5 V ± 10% versions) ....112 13.7 AC/DC Parameters ZPLD Timing Parameters ..113 13.8 Microcontroller Interface AC/DC Parameters ....115 13.9 DC Characteristics (ZPSD5XXV Versions) (3.0 V ± 10% versions) ......120 13.10 AC/DC Parameters ZPLD Timing Parameters (3.0 V ± 10% versions)....121 13.11 Microcontroller Interface AC/DC Parameters (3.0 V± 10% versions).......121 Timing Diagrams.....128 Pin Capacitance......134 AC Testing ..............134 Erasure and Programming..............134 PSD5XX Pin Assignments ..............135 Package Information........137 PSD5XX Product Ordering Information ...142 20.1 PSD5XX Family Selector Guide .........142 20.2 Part Number Construction ............143 20.3 Ordering Information............143 Process Change Notice, October 1, 1998 ........148
ii
|
|
