Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:RBHV5308DJ
 
 
Part:RBHV5308DJ
Category:Data Conversion
Description:32-channel Serial to Parallel Converter With High Voltage Push-pull Outputs
Company:Supertex, Inc.
Datasheet:Download RBHV5308DJ datasheet   File size : 472 kB
Request For quote:  Find where to buy RBHV5308DJ
 



Datasheet text preview:
HV5308 HV5408
32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs Ordering Information
Package Options Device 44 J-Lead Quad Ceramic Chip Carrier HV5308DJ HV5408DJ 44 J-Lead Quad Plastic Chip Carrier HV5308PJ HV5408PJ 44 Lead Quad Plastic Gullwing HV5308PG HV5408PG Die HV5308X HV5408X 44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*) RBHV5308DJ RBHV5408DJ
HV5308 HV5408
* For Hi-Rel process flows, please refer to perfer to page 5-3 in the Databook.
Features
Processed with HVCMOS® technology Low power level shifting Source/sink current minimum 20mA Shift register speed 8MHz Latched data outputs CMOS compatible inputs Forward and reverse shifting options Diode to VPP allows efficient power recovery
General Description
The HV53 and HV54 are low voltage serial to high voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays. These devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. Q1 is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV54 shifts in the counterclockwise direction when viewed from the top of the package and the HV53 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.
Absolute Maximum Ratings1
Supply voltage, VDD2 Supply voltage, VPP Logic input levels2 Ground current
3
-0.5V to +16V -0.5V to +90V -0.5 to VDD + 0.5V 1.5A Plastic Ceramic Plastic Ceramic 1200mW 1500mW -40°C to +85°C -55°C to 125°C -65°C to +150°C 260°C
Continuous total power dissipation 4 Operating temperature range Storage temperature range Lead temperature 1.6mm (1/16 inch) from case for 10 seconds
Notes: 1. Device will survive (but operation may not be specified or guaranteed) at these extremes. 2. All voltages are referenced to GND. 3. Duty cycle is limited by the total power dissipated in the package. 4. For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 15mW/°C for ceramic.
12/13/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to 1 workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
HV5308/HV5408
Electrical Characteristics (VPP = 60V, VDD = 12V, TA =25°C)
DC Characteristics
Symbol IPP IDDQ IDD VOH (Data) VOL (Data) IIH IIL VOC VOH VOL VOH VOL Parameter VPP Supply Current IDD Supply Current (Quiescent) IDD Supply Current (Operating) Shift Register Output Voltage Shift Register Output Voltage Current Leakage, any input Current Leakage, any input HV Output Clamp Diode Voltage HV Output when Sourcing HV Output when Sinking HV Output when Sourcing HV Output when Sinking 52 8 52 8 10.5 1 1 -1 -1.5 Min Max 0.5 100 15 Units mA µA mA V V µA µA V V V V V Conditions HVoutputs HIGH to LOW All inputs = VDD or GND VDD = VDD max, fCLK = 8 MHz IO = 100µA IO = 100µA VIN = VDD VIN = 0 IOL = -100mA IOH = -20mA, -40 to 85°C IOL = 20mA, -40 to 85°C IOH = -15mA, -55 to 125°C IOL = 15mA, -55 to 125°C
AC Characteristics
Symbol fCLK tWL or tWH tSU tH tDLH (Data) tDHL (Data) tDLE tWLE tSLE tON tOFF Parameter Clock Frequency Clock width, HIGH or LOW Setup time before CLK rises Hold time after CLK rises Data Output Delay after L to H CLK Data Output Delay after H to L CLK LE Delay after L to H CLK Width of LE Pulse LE Setup Time before L to H CLK Delay from LE to HVOUT, L to H Delay from LE to HVOUT, H to L 50 50 50 500 500 62 25 10 110 110 Min Max 8 Units MHz ns ns ns ns ns ns ns ns ns ns CL = 15pF CL = 15pF Conditions
Recommended Operating Conditions
(over -40 to 85°C for plastic and -55°C to 125°C for ceramic)
Symbol VDD VPP VIH VIL fCLK Parameter Logic Voltage Supply High Voltage Supply Input HIGH Voltage Input LOW Voltage Clock Frequency Min 10.8 8.0 VDD-2 0 0 Max 13.2 80 VDD 2 8 Units V V V V MHz
Note: Power-up sequence should be the following: 1. Connect ground. 2. Apply VDD. 3. Set all inputs (Data, CLK, LE, etc.) to a known state. 4. Apply VPP. 5. The VPP should not fall below VDD or float during operation. Power-down sequence should be the reverse of the above.
2
HV5308/HV5408
Input and Output Equivalent Circuits
VDD VDD VPP
Input
Data Out
HVOUT
GND Logic Inputs
GND Logic Data Output
GND High Voltage Outputs
Switching Waveforms
VIH D a t a Input 50% tSU Clock 50% tWL 50% tWH 50% VOL D a t a Out tDLH 50% tDHL VOH VOL D a t a Valid tH VIH 50% 50% VIL VOH 50% VIL
L a t c h Enable tDLE
50% tWLE
50% tSLE
VIH VOL
Q w / S/R LOW tOFF Q w / S/R HIGH
90% 10%
VOH VOL
10% tON
90%
VOH VOL
3