|
Details, datasheet, quote on part number:RBHV7022DJ-C
| |
Datasheet text preview:
HV7022-C 34-Channel Symmetric Row Driver
Ordering Information
Package Options Device 44 J-Lead Quad Ceramic Chip Carrier HV7022DJ-C 44 J-Lead Quad Plastic Chip Carrier HV7022PJ-C Die in waffle pack HV7022X-C 44 J-Lead Quad Ceramic Chip Carrier (MIL-Std-883 Processed*) RBHV7022DJ-C
HV7022-C
*For Hi-Rel process flows, refer to page 5-3 of the databook.
Features
Processed with HVCMOS® technology Symmetric row drive (reduces latent imaging in ACTFEL displays) Output voltages up to 230V Low-power level shifting Source/Sink current 70mA (min.) Shift register speed 4MHz Pin-programmable shift direction 44-lead plastic & ceramic surface-mount packages Hi-Rel processing available
General Description
The HV7022-C is a low-voltage serial to high-voltage parallel converter with push-pull outputs. It is especially suited for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays. The HV70 offers 34 output lines, a direction (DIR) pin to give CW or CCW shift register loading, output enable (OE), and polarity (POL) control. After DATA INPUT is entered (on the falling edge of CLOCK), a logic high will cause the output to swing to VPP if POL is high, or to GND if POL is low.
Absolute Maximum Ratings
Supply voltage, VDD1 Supply voltage, Logic input Ground VPP1 levels1 -0.3V to +15V -0.3V to +250V -0.3V to VDD +0.3V 1.5A dissipation3: Plastic Ceramic 1200mW 1500mW -40°C to +85°C -55°C to 125°C -65°C to +150°C 260°C
current 2
Continuous total power
Operating temperature range Storage temperature range
Plastic Ceramic
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds
Notes: 1. All voltages are referenced to GND. 2. Duty cycle is limited by the total power dissipated in the package. 3. For operation above 25°C ambient derate linearly to maximum operating temperature at 25mW/°C for plastic and at 15mW/°C for ceramic.
For Detailed circuit and application information, please refer to Application Note AN-H3.
02/96/022
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website. 1
HV7022-C
Electrical Characteristics
(over recommended operating conditions of VDD = 12V, TA = 25°C and VPP = 230V unless otherwise noted)
DC Characteristics
Symbol IDD IPP Parameter VDD supply current High voltage supply current Min Max 10 4 100 750 IDDQ VOH VOL IIH IIL Quiescent VDD supply current High-level output HVOUT Data out Low-level output HVOUT Data out High-level logic input current Low-level logic input current 195 11 30 1 1 -1 100 Units mA mA µA µA µA V V V V µA µA Conditions fCLK = 4MHz 1 Output high1 All Outputs low or High-Z All Outputs low or High-Z (125°C) All VIN = GND or VDD IO= -70mA (-50mA)2 IO= -500µA IO= 70mA (+50mA)2 IO= 500µA VIH = 12V VIL = 0V
Notes: 1. The total number of ON outputs times the duty cycle must not exceed the allowable package power disspation. 2. Over military temperature range (-55°C to 125°C).
AC Characteristics (VDD = 12V, TC = 25°C)
Symbol fCLK tW tSUD tHD tSUC tSUE tSUP tHC tHE tHP tDHL t DLH tTHL tTLH tONH tONL tOFFH tOFFL Parameter Clock frequency Pulse duration clock high or low Data set-up time before falling clock Data hold time after falling clock Setup time clock low before VPP or GND Setup time enable high before VPP or GND Setup time polarity high or low before VPP or GND Hold time clock high after VPP or GND Hold time enable high after VPP or GND Hold time polarity high or low after VPP or GND Delay time high to low level output from clock Delay time low to high level output from clock Transition time high to low level serial output Transition time low to high level serial output High level turn-on time Q outputs from enable Low level turn-on time Q outputs from enable High level turn-off time Q outputs from enable Low level turn-off time Q outputs from enable Slew rate, VPP or GND 125 100 100 300 300 300 500 300 300 150 200 200 100 500 500 1000 500 45 Min Max 4 Units MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns V/µs CL = 10pF CL = 10pF CL = 15pF CL = 15pF IO = -50 mA,VOH =195V RL = 2 k to 95V IO = 50 mA,VOH =130V RL = 2 k to 30V IO = -50 mA,VOH =195V RL = 2 k to 95V IO = 50 mA,VOH =130V RL = 2 k to 30V With one active output driving a 4.7 nF load to VPP or GND Conditions
2
HV7022-C
Recommended Operating Conditions
Symbol VDD VPP VIH VIL fCLK TA IOD Logic supply voltage High voltage supply High-level input voltage VDD = 10.8V VDD = 13.2V Low-level input voltage VDD = 10.8V VDD = 13.2V Clock frequency Operating free-air temperature Plastic Ceramic Allowable pulse current through output diodes -40 -55 8.1 9.9 2.7 3.3 4 +85 +125 ±300 MHz °C °C mA V Parameter Min 10.8 Max 13.2 230 Units V V V
Note: Power-up sequence should be the following: 1. Connect ground. 2. Apply VDD. 3. Set all inputs (Data, CLK, Enable, etc.) to a known state. 4. Apply VPP. 5. The VPP should not drop below VDD or float during operation. Power-down sequence should be the reverse of the above.
Input and Output Equivalent Circuits
VDD VDD VPP
Input
Data Out
HVOUT
GND Logic Inputs
GND Logic Data Output
GND High Voltage Outputs
3
|
|
