|
|
Part: 5962-8752501MCA
Category:
Logic
-> Flip-Flops
-> D-Type Flip-Flops
Description: ti CD54ACT74, Dual Positive-edge-triggered D-type Flip-flops With Set And Reset
Company: Texas Instruments, Inc.
Datasheet: Download 5962-8752501MCA datasheet File size : 231 kB
Request For quote: Find where to buy 5962-8752501MCA
Datasheet text preview:
CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SCHS321 DECEMBER 2002
D D D D D D
Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015
CD54ACT74 . . . F PACKAGE CD74ACT74 . . . E OR M PACKAGE (TOP VIEW)
1CLR 1D 1CLK 1PRE 1Q 1Q GND
1 2 3 4 5 6 7
14 13 12 11 10 9 8
VCC 2CLR 2D 2CLK 2PRE 2Q 2Q
description/ordering information
The 'ACT74 dual positive-edge-triggered devices are D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. ORDERING INFORMATION
TA PDIP E 55°C to 125°C to 125°C SOIC M PACKAGE Tube Tube Tape and reel ORDERABLE PART NUMBER CD74ACT74E CD74ACT74M CD74ACT74M96 TOP-SIDE MARKING CD74ACT74E ACT74M
CDIP F Tube CD54ACT74F3A CD54ACT74F3A Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. FUNCTION TABLE (each flip-flop) INPUTS PRE L H L H H H CLR H L L H H H CLK X X X L D X X X H L X OUTPUTS Q H L H H L Q0 Q L H H L H Q0
This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
1
CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SCHS321 DECEMBER 2002
logic diagram, each flip-flop (positive logic)
PRE CLK C C Q TG C C C D TG TG TG C C
Q C CLR C C
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6 V Input clamp current, IIK (VI VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Output clamp current, IOK (VO VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA Package thermal impedance, JA (see Note 2): E package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W M package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
TA = 25°C MIN VCC VIH VIL VI VO IOH IOL t/v Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input transition rise or fall rate 0 0 4.5 2 0.8 VCC VCC 24 24 10 0 0 MAX 5.5 55°C to 125°C MIN 4.5 2 0.8 VCC VCC 24 24 10 0 0 MAX 5.5 40°C to 85°C MIN 4.5 2 0.8 VCC VCC 24 24 10 MAX 5.5 V V V V V mA mA ns/V UNIT
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SCHS321 DECEMBER 2002
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS IOH = 50 µA IOH = 24 mA IOH = 50 mA IOH = 75 mA IOL = 50 µA IOL = 24 mA IOL = 50 mA IOL = 75 mA II ICC VI = VCC or GND VI = VCC or GND, VI = VCC 2.1 V IO = 0 VCC 4.5 V 4.5 V 5.5 V 5.5 V 4.5 V 4.5 V 5.5 V 5.5 V 5.5 V 5.5 V 4.5 V to 5.5 V ±0.1 4 2.4 ±1 80 3 0.1 0.36 0.1 0.5 1.65 1.65 ±1 40 2.8 µA µA mA TA = 25°C MIN 4.4 3.94 MAX 55°C to 125°C MIN 4.4 3.7 3.85 3.85 0.1 0.44 V MAX 40°C to 85°C MIN 4.4 3.8 V MAX UNIT
VOH
VI = VIH or VIL or
VOL
VI = VIH or VIL or
DICC
Ci 10 10 10 pF Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50- transmission-line drive capability at 85°C and 75- transmission-line drive capability at 125°C. Additional quiescent supply current per input pin, TTL inputs high, 1 unit load ACT INPUT LOAD TABLE INPUT Data PRE or CLR CLK UNIT LOAD 0.53 0.58 1
Unit load is ICC limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
55°C to 125°C MIN fclock tw tsu th trec Clock frequency Pulse duration duration PRE or CLR low CLK Data Setup time time Hold time Recovery time, before CLK PRE or CLR inactive Data after CLK CLR or PRE 0 2.7 0 2.4 5 5.7 4 MAX 85 4.4 5 3.5 40°C to 85°C MIN MAX 97 MHz ns ns ns ns ns UNIT
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SCHS321 DECEMBER 2002
switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER fmax tPLH tPHL tPLH tPHL FROM (INPUT) TO (OUTPUT) 55°C to 125°C MIN 85 2.4 CLK PRE or CLR or CLR Q or Q Q or Q or 2.4 2.9 3.1 9.5 9.5 11.5 12.5 MAX 40°C to 85°C MIN 97 2.5 2.5 3 3.2 8.6 8.6 10.5 11.4 MAX MHz ns ns UNIT
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER Cpd Power dissipation capacitance TYP 55 UNIT pF
4
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SCHS321 DECEMBER 2002
PARAMETER MEASUREMENT INFORMATION
R1 = 500 S1 2 × VCC Open GND R2 = 500 TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH S1 Open 2 × VCC GND
From Output Under Test CL = 50 pF (see Note A)
tw 3V LOAD CIRCUIT Input 1.5 V VOLTAGE WAVEFORMS PULSE DURATION 3V 1.5 V 0V tsu Data Input 1.5 V 10% 90% tr th 90% 3V 1.5 V 10% 0 V tf 1.5 V 0V
CLR Input
3V 1.5 V 0V trec 3V
Reference Input
CLK
1.5 V 0V VOLTAGE WAVEFORMS RECOVERY TIME 3V
VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES
Input
1.5 V tPLH
1.5 V 0V tPHL 90% tr 90% VOH 50% VCC 10% VOL tf 90% tr VOH VOL
Output Control tPZL
3V 1.5 V 1.5 V 0V tPLZ 20% VCC tPZH VCC 20% VCC VOL tPHZ 80% VCC VOH 80% VCC 0 V
In-Phase Output
50% 10% tPHL
Output Waveform 1 S1 at 2 × VCC (see Note B) Output Waveform 2 S1 at GND (see Note B)
tPLH 50% VCC 10% tf 50% 10%
Out-of-Phase Output
90%
VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
VOLTAGE WAVEFORMS OUTPUT ENABLE AND DISABLE TIMES
NOTES: A. CL includes probe and test-fixture capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr = 3 ns, tf = 3 ns. Phase relationships between waveforms are arbitrary. D. For clock inputs, fmax is measured with the input duty cycle at 50%. E. The outputs are measured one at a time with one input transition per measurement. F. tPLH and tPHL are the same as tpd. G. tPZL and tPZH are the same as ten. H. tPLZ and tPHZ are the same as tdis.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
5
Others parts begin by 59
59-1 59-2 59-3 59-4 59-5 59-6 59-7 59-8 59-9 59-10 59-11 59-12 59-13 59-14 59-15 59-16 59-17 59-18 59-19 59-20 59-21 59-22 59-23 59-24 59-25
|
|
|
