|
|
Part: 5962-8852201RA
Category:
Logic
-> Gates
-> AND Gates
Description: ti SN54AS808B, Hex 2-Input And Drivers
Company: Texas Instruments, Inc.
Datasheet: Download 5962-8852201RA datasheet File size : 224 kB
Request For quote: Find where to buy 5962-8852201RA
Datasheet text preview:
SN54AS808B, SN74AS808B HEX 2-INPUT AND DRIVERS
SDAS018C DECEMBER 1982 REVISED JANUARY 1995
· · ·
High Capacitive-Drive Capability Typical Delay Time of 3.2 ns (CL = 50 pF) and Typical Power Dissipation of Less Than 13 mW Per Gate Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs
SN54AS808B . . . J PACKAGE SN74AS808B . . . DW OR N PACKAGE (TOP VIEW)
description
These devices contain six independent 2-input AND drivers. They perform the Boolean functions Y = A · B or Y = A + B in positive logic. The SN54AS808B is characterized for operation over the full military temperature range of 55°C to 125°C. The SN74AS808B is characterized for operation from 0°C to 70°C.
FUNCTION TABLE (each driver) INPUTS A H L X B H X L OUTPUT Y H L L
1A 1B 1Y 2A 2B 2Y 3A 3B 3Y GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VC C 6B 6A 6Y 5B 5A 5Y 4B 4A 4Y
SN54AS808B . . . FK PACKAGE (TOP VIEW)
1Y 1B 1A VCC
2A 2B 2Y 3A 3B
4 5 6 7 8
3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
6B 6A 6Y 5B 5A 5Y
logic symbol
1A 1B 2A 2B 3A 3B 4A 4B 5A 5B 6A 6B 1 2 4 5 7 8 12 13 15 16 18 19 17 6Y 14 5Y 11 4Y 9 3Y 6 & 3 1Y
logic diagram (positive logic)
1A 1B 2A 2B 3A 3B 4A 4B 5A 5B 6A 6B 1 2 4 5 7 8 12 13 15 16 18 19 17 6Y 14 5Y 11 4Y 9 3Y 6 2Y 3 1Y
2Y
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright © 1995, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3Y GND 4Y 4A 4B
1
SN54AS808B, SN74AS808B HEX 2-INPUT AND DRIVERS
SDAS018C DECEMBER 1982 REVISED JANUARY 1995
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Operating free-air temperature range, TA: SN54AS808B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55°C to 125°C SN74AS808B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54AS808B MIN VCC VIH VIL IOH IOL TA Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Operating free-air temperature 55 4.5 2 0.8 40 40 125 0 NOM 5 MAX 5.5 SN74AS808B MIN 4.5 2 0.8 48 48 70 NOM 5 MAX 5.5 UNIT V V V mA mA °C
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK TEST CONDITIONS CONDITIONS VCC = 4.5 V, VCC = 4.5 V to 5.5 V, VCC = 4.5 V II = 18 mA IOH = 2 mA IOH = 3 mA IOH = 40 mA IOH = 48 mA IOL = 40 mA IOL = 48 mA VI = 7 V VI = 2.7 V VI = 0.4 V VO = 2.25 V VI = 4.5 V VI = 0 50 8 20 MIN SN54AS808B TYP MAX 1.2 VCC 2 2.4 2 2 0.25 0.5 0.35 0.1 20 0.5 200 13 33 50 8 20 0.5 0.1 20 0.5 200 13 33 V mA µA mA mA mA 3.2 VCC 2 2.4 3.2 MIN SN74AS808B TYP MAX 1.2 UNIT V
VOH
V
VOL II IIH IIL IO§ ICCH ICCL
VCC = 4 5 V 4.5 VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V,
mA All typical values are at VCC = 5 V, TA = 25°C. § The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN54AS808B, SN74AS808B HEX 2-INPUT AND DRIVERS
SDAS018C DECEMBER 1982 REVISED JANUARY 1995
switching characteristics (see Figure 1)
VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 , TA = MIN to MAX SN54AS808B SN74AS808B MIN tPLH tPHL A or B or Y 1 1 MAX 6.5 6.5 MIN 1 1 MAX 6 6 ns
PARAMETER
FROM (INPUT)
TO (OUTPUT)
UNIT
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
SN54AS808B, SN74AS808B HEX 2-INPUT AND DRIVERS
SDAS018C DECEMBER 1982 REVISED JANUARY 1995
PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7V VCC S1 RL From Output Under Test CL (see Note A) RL Test Point R1 From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R2 Test Point RL = R1 = R2
LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS
LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT FOR 3-STATE OUTPUTS
Timing Input tsu Data Input 1.3 V
3.5 V 1.3 V 0.3 V th 3.5 V 1.3 V 0.3 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES
High-Level Pulse
3.5 V 1.3 V tw 1.3 V 0.3 V
Low-Level Pulse
3.5 V 1.3 V 1.3 V 0.3 V VOLTAGE WAVEFORMS PULSE DURATIONS
Output Control (low-level enabling) tPZL Waveform 1 S1 Closed (see Note B)
3.5 V 1.3 V 1.3 V 0.3 V tPLZ 1.3 V VOL 0.3 V VOH 1.3 V 0.3 V 3.5 V Input tPLH In-Phase Output 1.3 V 1.3 V 1.3 V 0.3 V tPHL VOH 1.3 V VOL tPLH VOH 1.3 V VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES 1.3 V VOL
[3.5 V
tPHZ tPZH Waveform 2 S1 Open (see Note B)
tPHL Out-of-Phase Output (see Note C)
[0 V
VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
4
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright © 1998, Texas Instruments Incorporated
Others parts begin by 59
59-1 59-2 59-3 59-4 59-5 59-6 59-7 59-8 59-9 59-10 59-11 59-12 59-13 59-14 59-15 59-16 59-17 59-18 59-19 59-20 59-21 59-22 59-23 59-24 59-25
|
|
|
