|
|
Part: 5962-9759401QRA
Category:
Logic
-> Buffers/Drivers
-> Inverting Buffers and Drivers
Description: ti SN54LVC540A, Octal Buffers/drivers With 3-STATE Outputs
Company: Texas Instruments, Inc.
Datasheet: Download 5962-9759401QRA datasheet File size : 311 kB
Request For quote: Find where to buy 5962-9759401QRA
Datasheet text preview:
SCAS297M - JANUARY 1993 - REVISED AUGUST 2003
SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3 STATE OUTPUTS
D D D D D D D D D
A2 A1 OE1 VCC
description/ordering information
The SN54LVC540A octal buffer/driver is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC540A octal buffer/driver is designed for 1.65-V to 3.6-V VCC operation. These devices are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout. ORDERING INFORMATION
TA SOIC - DW SOP - NS -40°C to 85°C SSOP - DB PACKAGE Tube of 25 Reel of 2000 Reel of 2000 Reel of 2000 Tube of 70 TSSOP - PW TVSOP - DGV CDIP - J -55°C to 125 C 125°C CFP - W LCCC - FK Reel of 2000 Reel of 250 Reel of 2000 Tube of 20 Tube of 85 Tube of 55
A3 A4 A5 A6 A7
4 5 6 7 8
3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
OE2 Y1 Y2 Y3 Y4 Y5
Operate From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 5.3 ns at 3.3 V Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC) Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A) - 1000-V Charged-Device Model (C101)
SN54LVC540A . . . J OR W PACKAGE SN74LVC540A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)
OE1 A1 A2 A3 A4 A5 A6 A7 A8 GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCC OE2 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8
SN54LVC540A . . . FK PACKAGE (TOP VIEW)
ORDERABLE PART NUMBER SN74LVC540ADW SN74LVC540ADWR SN74LVC540ANSR SN74LVC540ADBR SN74LVC540APW SN74LVC540APWR SN74LVC540APWT SN74LVC540ADGVR SNJ54LVC540AJ SNJ54LVC540AW SNJ54LVC540AFK
SNJ54LVC540AFK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
On products compliant to MIL PRF 38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
Copyright 2003, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
A8 GND Y8 Y7 Y6
TOP-SIDE MARKING LVC540A LVC540A LC540A LC540A LC540A SNJ54LVC540AJ SNJ54LVC540AW
1
SCAS297M - JANUARY 1993 - REVISED AUGUST 2003
SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3 STATE OUTPUTS
description/ordering information (continued)
The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all outputs are in the high-impedance state. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
FUNCTION TABLE INPUTS OE1 L L H X OE2 L L X H A L H X X OUTPUT Y H L Z Z
logic diagram (positive logic)
OE1 OE2 1 19
A1
2
18
Y1
To Seven Other Channels
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SCAS297M - JANUARY 1993 - REVISED AUGUST 2003
SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3 STATE OUTPUTS
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6.5 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6.5 V Voltage range applied to any output in the high-impedance or power-off state, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 6.5 V Voltage range applied to any output in the high or low state, VO (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA Output clamp current, IOK (VO < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA Continuous output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA Package thermal impedance, JA (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92°C/W DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The value of VCC is provided in the recommended operating conditions table. 3. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 4)
SN54LVC540A MIN Operating VCC Supply voltage Data retention only VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V VCC = 2.7 V to 3.6 V VCC = 1.65 V to 1.95 V VIL VI VO Low-level input voltage Input voltage High or low state Output voltage 3-state VCC = 1.65 V VCC = 2.3 V VCC = 2.7 V VCC = 3 V VCC = 1.65 V VCC = 2.3 V VCC = 2.7 V VCC = 3 V 12 24 -12 -24 VCC = 2.3 V to 2.7 V VCC = 2.7 V to 3.6 V 0 0 0 2 2 1.5 MAX 3.6 SN74LVC540A MIN 1.65 1.5 0.65 × VCC 1.7 2 0.35 × VCC 0.7 0.8 5.5 VCC 5.5 0 0 0 0.8 5.5 VCC 5.5 -4 -8 -12 -24 4 8 12 24 mA mA V V V V MAX 3.6 V UNIT
VIH
High-level input voltage
IOH
High-level output current
IOL
Low-level output current
TA Operating free-air temperature -55 125 -40 85 °C NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
SCAS297M - JANUARY 1993 - REVISED AUGUST 2003
SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3 STATE OUTPUTS
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS IOH = -100 µA A IOH = -4 mA IOH = -8 mA IOH = -12 mA IOH = -24 mA IOL = 100 µA A VOL IOL = 4 mA IOL = 8 mA IOL = 12 mA IOL = 24 mA II Ioff IOZ ICC ICC Ci VI = 0 to 5.5 V VI or VO = 5.5 V VO = 0 to 5.5 V VI = VCC or GND 3.6 V VI 5.5 V IO = 0 VCC 1.65 V to 3.6 V 2.7 V to 3.6 V 1.65 V 2.3 V 2.7 V 3V 3V 1.65 V to 3.6 V 2.7 V to 3.6 V 1.65 V 2.3 V 2.7 V 3V 3.6 V 0 3.6 V 3.6 V 2.7 V to 3.6 V 3.3 V 3.3 V 4 5.5 ±15 10 10 500 4 5.5 0.4 0.55 ±5 0.2 0.45 0.7 0.4 0.55 ±5 ±10 ±10 10 10 500 µA µA µA µA µA pF pF V 2.2 2.4 2.2 VCC-0.2 1.2 1.7 2.2 2.4 2.2 0.2 V MIN SN54LVC540A TYP MAX MIN SN74LVC540A TYP MAX UNIT
VCC-0.2
VOH
One input at VCC - 0.6 V, Other inputs at VCC or GND VI = VCC or GND
Co VO = VCC or GND All typical values are at VCC = 3.3 V, TA = 25°C. This applies in the disabled state only.
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
SN54LVC540A PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 2.7 V MIN tpd ten tdis A OE OE Y Y Y MAX 7.1 8 8.2 VCC = 3.3 V ± 0.3 V MIN 1 1 1 MAX 5.3 6.6 7.4 ns ns ns UNIT
4
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SCAS297M - JANUARY 1993 - REVISED AUGUST 2003
SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3 STATE OUTPUTS
switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
SN74LVC540A PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 1.8 V ± 0.15 V MIN tpd ten tdis tsk(o) A OE OE Y Y Y 1 1 1 MAX 16.4 16.5 15.9 VCC = 2.5 V ± 0.2 V MIN 1 1 1 MAX 7.8 10.5 9 VCC = 2.7 V MIN 1 1 1 MAX 7.1 8 8.2 VCC = 3.3 V ± 0.3 V MIN 1.4 1.1 1.8 MAX 5.3 6.6 7.4 1 ns ns ns ns UNIT
operating characteristics, TA = 25°C
PARAMETER Cpd Power dissipation capacitance per buffer/driver Outputs enabled Outputs disabled f = 10 MHz TEST CONDITIONS VCC = 1.8 V TYP 63 3 VCC = 2.5 V TYP 56 3 VCC = 3.3 V TYP 31 3 pF UNIT
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
5
Others parts begin by 59
59-1 59-2 59-3 59-4 59-5 59-6 59-7 59-8 59-9 59-10 59-11 59-12 59-13 59-14 59-15 59-16 59-17 59-18 59-19 59-20 59-21 59-22 59-23 59-24 59-25
|
|
|
