|Category||Semiconductors => Logic => Gate => AND Gate|
|Part family||74AC11008 Quadruple 2-Input Positive-AND Gates|
|Description||Quadruple 2-Input Positive-AND Gates 16-SOIC -40 to 85|
|Company||Texas Instruments, Inc.|
|Datasheet||Download 74AC11008 datasheet
|ICC @ Nom Voltage(Max)(mA)||0.04|
|Operating Temperature Range(C)||-40 to 85|
|Output Drive (IOL/IOH)(Max)(mA)||-24/24|
|tpd @ Nom Voltage(Max)(ns)||10.2,6.9|
|Approx. Price (US$)||0.88 | 1ku|
|Pin nb||Package type||Ind std||JEDEC code||Package qty||Carrier||Device mark||Width (mm)||Length (mm)||Thick (mm)||Pitch (mm)|
|• Input and Output Characteristics of Digital Integrated Circuits
This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding | Doc
|• TI IBIS File Creation, Validation, and Distribution Processes
The Input/Output Buffer Information Specification (IBIS), also known as ANSI/EIA-656, has become widely accepted among electronic design automation (EDA) vendors, semiconductor vendors, and system designers as the format for digital electrical interface da | Doc
|• Live Insertion
Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance | Doc
|• Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | Doc|
|• Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV, as generated by an IEC ESD simulator to determine the level of ISD protection provi | Doc
|• Designing With Logic (Rev. C)
Data sheets, which usually give information on device behavior only under recommended operating conditions, may only partially answer engineering questions that arise during the development of systems using logic devices. However, information is frequently | Doc
|• Introduction to Logic | Doc|
|• Implications of Slow or Floating CMOS Inputs (Rev. D) | Doc|
|• CMOS Power Consumption and CPD Calculation (Rev. B)
Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result, CMOS devices are best known for low power consumpti | Doc
|• Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
Though low power consumption is a feature of CMOS devices, sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This docu | Doc
Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)description
This device contains four independent 2-input AND gates. It performs the Boolean function Y
FUNCTION TABLE (each gate) INPUTS OUTPUT
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC. 7 V Input voltage range, VI (see Note V to VCC 0.5 V Output voltage range, VO (see Note V to VCC 0.5 V Input clamp current, IIK (VI VI > VCC). ±20 mA Output clamp current, IOK (VO VO > VCC). ±50 mA Continuous output current, IO (VO 0 to VCC). ±50 mA Continuous current through VCC or GND. ±100 mA Maximum power dissipation = 55°C (in still air) (see Note 2): D package. W N package. W PW package. 0.5 W Storage temperature range, Tstg. to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.
MIN VCC VIH Supply voltage High-level input voltage VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V VIL VI VO IOH Low-level input voltage Input voltage Output voltage High-level output current VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V IOL t/v TA Low-level output current Input transition rise or fall rate Operating free-air temperature VCC 4.5 V VCC 0 40 VCC 4.5 V VCC 5.5 V VCC ns/V °C mA NOM 5 MAX 5.5 UNIT V
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
VI = VCC or GND 5V 3.5 Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
|Some Part number from the same manufacture Texas Instruments, Inc.|
|74AC11008D ti 74AC11008, Quadruple 2-Input Positive-and Gates|
|74AC11008PW Quadruple 2-input Positive-and Gate|
|74AC11008PWLE ti 74AC11008, Quadruple 2-Input Positive-and Gates|
|74AC11010 Triple 3-input Positive-nand Gate|
|74AC11010D ti 74AC11010, Triple 3-Input Positive-nand Gates|
|74AC11011 Triple 3-input Positive-and Gate|
|74AC11011D ti 74AC11011, Triple 3-Input Positive-and Gates|
|74AC11013 Dual 4-input Positive-nand Schmitt Trigger|
|74AC11013D ti 74AC11013, Dual 4-Input Positive-nand Gates With Schmitt-trigger|
|74AC11014 Hex Schmitt-trigger Inverter|
|74AC11014DW ti 74AC11014, Hex Inverters With Schmitt-trigger|
|74AC11020D ti 74AC11020, Dual 4-Input Positive-nand Gates|
|74AC11021 Dual 4-input Positive-and Gate|
|74AC11021D ti 74AC11021, Dual 4-Input Positive-and Gates|
|74AC11027 Triple 3-input Positive-nOR GATE|
|74AC11027D ti 74AC11027, Triple 3-Input Positive-nOR GATEs|
|74AC11030 8-input Positive-nand Gate|
|74AC11030D ti 74AC11030, 8-Input Positive-nand Gates|
|74AC11032 Quadruple 2-input Positive-OR GATE|
|74AC11032D ti 74AC11032, Quadruple 2-Input Positive-OR GATEs|
SN74LVTH182504APM : ti SN74LVTH182504A, 3.3-V Abt Scan Test Devices With 20-Bit Universal Bus Transceivers
TIL5942ANFC : Current Mode ti TIL5942A, Current-mode-pwm Controller With Opto-isolated Voltage Reference And Error Amp
TMS77C82FNA : CISC Microcontrollers
VCA820IDGST : 150MHz BW With Linear In DB Gain Control Variable Gain Amplifier The VCA820 is a dc-coupled, wideband, linear in dB, continuously variable, voltage-controlled gain amplifier. It provides a differential input to single-ended conversion with a high-impedance gain control input used to vary the gain d
TMP320C6211PYP167 : Floating-point Digital Signal Processors
TMX320C6201GLZ167 : Fixed/floating-point DSP
TMP32C6415DGLZ5E0 : Fixed-point Digital Signal Processors
SN54LVT8980AJT : 3.3-v ABT Octal Buffers/drivers WITH 3-state Outputs
74ALVCH16344DGGRE4 : 1-bit TO 2-bit Address Driver WITH 3-state Outputs
TPS76325QDBVRQ1 : Pmic - Voltage Regulator - Linear (ldo) Integrated Circuit (ics); IC LDO REG 2.5V 150MA SOT-23-5 Specifications: Lead Free Status: Contains Lead ; RoHS Status: RoHS Non-Compliant
THS7360EVM : Eval And Demo Board And Kit Programmers, Development System; EVAL MODULE FOR THS7360 Specifications: Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
74ACTQ374 : CMOS/BiCMOS->AC/ACT Family. Quiet Series Octal D Flip-flop With 3-STATE Outputs.
74HC74 : 74HC74; 74HCT74; Dual D-type Flip-flop With Set And Reset; Positive-edge Trigger.
74LV74 : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. 74LV74; Dual D-type Flip-flop With Set And Reset; Positive-edge Trigger.
74LVT14 : 74LVT14; 3.3V Hex Inverter Schmitt Trigger;; Package: SOT108-1 (SO14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14).
74V2GU04 : VHC/VHCT->Low Noise HCMOS. Triple Inverter (SINGLE STAGE). HIGH SPEED: tPD = 3.5ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 10% VCC (MIN.) POWER DOWN PROTECTION ON INPUT SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) at VCC = 4.5V BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY The is an advanced.
74V2T384 : VHC/VHCT->Low Noise HCMOS. Dual High Speed Bus Switch. HIGH SPEED: tPD = 0.5ns (TYP.) at VCC = 5V COMPATIBLE WITH TTL LEVEL LOW POWER DISSIPATION: ICC = 25°C LOW "ON" RESISTANCE at VCC=5.0V: RON =7 (TYP.) VIN = 0V II/O = 30mA RON =20 (TYP.) VIN = 2.4V II/O = 10mA OPERATING VOLTAGE RANGE: VCC (OPR) 5.5V 5V TOLERANT ON CONTROL PIN IMPROVED LATCH-UP IMMUNITY The is an advanced high-speed CMOS DUAL HIGH SPEED.
CD54AC245 : Bus Oriented Circuits. Octal-bus Transceiver, Three-state, Non-inverting.
CD54AC74 : . CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET AC Types Feature to 5.5-V Operation and Balanced Noise Immunity 30% of the Supply Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout 15 F Devices SCR-Latchup-Resistant CMOS.
CD54HCT245 : Bus Oriented Circuits. Data sheet acquired from Harris Semiconductor SCHS119 High Speed CMOS Logic Octal-Bus Transceiver, Three-State, Non-Inverting Buffered Inputs Three-State Outputs Bus Line Driving Capability Typical Propagation Delay 9ns at VCC = 25oC Fanout (Over Temperature Range) - Standard Outputs. 10 LSTTL Loads - Bus Driver Outputs. 15 LSTTL Loads Wide Operating.
IH5141MJE883B : High-level CMOS Analog Switches. CT ODU ODUCT PR TE OLE TITUTE High-Level CMOS Analog Switches S B April O S SUB 1: 03 SIB 390 POS I 5 049, H vices HI-5 f single de patible Super Fast Break-Before-Make The IH5140 Family of CMOS switches utilizes Harris' latchcom 44, IH51 Switching unt to be pin free junction isolated processing to build the fastest switches i SPST Switches (Typ) o v Power.
MC74LVX14D : Schmitt Inverter , Package: Soic, Pins=14. The is an advanced high speed CMOS Schmitt inverter. The inputs tolerate voltages to 7V, allowing the interface of 5V systems to 3V systems. The MC74LVX14 is pin and functionally compatible to the MC74LVX04, but the inputs have hysteresis and, with its Schmitt trigger function, can be used as a line receiver which will receive slow input signals. High.
QS74FCT2823ATQ : High-speed CMOS Bus Interface 9-Bit Register. CMOS power levels: <7.5mW static Undershoot clamp diodes on all outputs True TTL input and output compatibility Ground bounce controlled outputs Reduced output swing to 3.5V Built-in 25 series resistor outputs reduce reflection and other system noise A and B speed grades IOL = 12mA Available in SOIC and QSOP packages The a 9-bit high-speed CMOS TTL-compatible.
SN54AHCT16373WD : 16-bit Transparent D-type Latches With 3-state Outputs. Members of the Texas Instruments Widebus TM Family EPIC TM (Enhanced-Performance Implanted CMOS) Process Inputs Are TTL-Voltage Compatible Distributed VCC and GND Pins Minimize High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method.
SN54LS37FK : Quadruple 2-input Positive-nand Buffers.
SN74ALS564BDW : D-Type (3-State) Flip-Flops. ti SN74ALS564B, Octal D-type Edge-triggered Flip-flops With 3-State Outputs.
SN74ALVCH16334 : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. 16-bit Universal Bus Driver With 3-state Outputs.
GAL16V8B-10LD/883C : EE PLD, 10 ns, CDIP20. s: Package Type: CDIP, Other, CERDIP-20 ; Logic Family: CMOS ; Pins: 20 ; Internal Frequency: 58.8 MHz ; User I/Os: 8 pins ; Propagation Delay: 10 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Supply Voltage: 5V.