Details, datasheet, quote on part number: 74AC11074PW
Part74AC11074PW
CategoryLogic => Flip-Flops
DescriptionDual Positive-edge-triggered D-type Flip-flop With Clear And Preset
CompanyTexas Instruments, Inc.
DatasheetDownload 74AC11074PW datasheet
Quote
Find where to buy
 
  

 

Features, Applications
74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-m Process 500-mA Typical Latch-Up Immunity at 125C Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)

description

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs. The 74AC11074 is characterized for operation from to 85C.

Q0 This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC. 7 V Input voltage range, VI (see Note V to VCC 0.5 V Output voltage range, VO (see Note V to VCC 0.5 V Input clamp current, IIK (VI VI > VCC). 20 mA Output clamp current, IOK (VO VO > VCC). 50 mA Continuous output current, IO (VO 0 to VCC). 50 mA Continuous current through VCC or GND. 100 mA Maximum power dissipation = 55C (in still air) (see Note 2): D package. W N package. W PW package. 0.5 W Storage temperature range, Tstg. to 150C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

MIN VCC VIH Supply voltage High-level input voltage VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V VIL VI VO IOH Low-level input voltage Input voltage Output voltage High-level output current VCC 3 V VCC 4.5 V VCC 5.5 V IOL t/v TA Low-level output current Input transition rise or fall rate Operating free-air temperature VCC 3 V VCC 4.5 V VCC 0 40 VCC 4.5 V VCC 5.5 V VCC ns/V C mA NOM 5 MAX 5.5 UNIT V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.


 

Some Part number from the same manufacture Texas Instruments, Inc.
74AC11074PWLE ti 74AC11074, Dual Positive-edge-triggered D-type Flip-flops With Clear And Preset
74AC11086 Quad 2-input Exclusive OR GATE
74AC11086D ti 74AC11086, Quadruple 2-Input Exclusive-OR GATEs
74AC11109 Dual J-k Positive-edge-triggered Flip-flop With Clear And Preset
74AC11109D ti 74AC11109, Dual J-k Positive-edge-triggered Flip-flops With Clear And Preset
74AC11112 Dual J-k Negative-edge-triggered Flip-flop With Clear And Preset
74AC11112D ti 74AC11112, Dual J-k Negative-edge-triggered Flip-flops With Clear And Preset
74AC11132 Quadruple 2-input Positive-nand Schmitt-trigger
74AC11132D ti 74AC11132, Quadruple 2-Input Positive-nand Gates With Schmitt-triggers
74AC11138 3-line to 8-line Inverting Decoder/demultiplexer
74AC11138D ti 74AC11138, 3-Line to 8-Line Decoders/demultiplexers
74AC11139 Dual 2-line Decoder/demultiplexer
74AC11139D ti 74AC11139, Dual 2-Line to 4-Line Decoders/demultiplexers
74AC11139PW Dual 2-line Decoder/demultiplexer
74AC11139PWLE ti 74AC11139, Dual 2-Line to 4-Line Decoders/demultiplexers
74AC11151 1-of-8 Data Selector/multiplexer
74AC11151D ti 74AC11151, 1-Of-8 Data Selectors/multiplexers
74AC11153 Dual 1-of-4 Data Selector/multiplexer
74AC11153D ti 74AC11153, Dual 1-Of-4 Data Selectors/multiplexers
74AC11157 Quadruple 2-line to 1-line Data Selector/multiplexer
74AC11157DW ti 74AC11157, Quadruple 2-Line to 1-Line Data Selectors/multiplexers

PT5022LT : Plug-in Power Solutions->Non-Isolated->Single Nega ti PT5022, (-)5Vout 1A (+)5V-Input Positive to Negative Isr

PT5062R : Plug-in Power Solutions->Non-Isolated->Multiple Ou ti PT5062, (+)5 to (+/-)15Vout 9W Dual Output Adjustable Isr

SN74ABT5402A : Bus Oriented Circuits 12-bit Line/memory Driver With 3-state Outputs

TLV2772MDR : ti TLV2772, Dual 2.7-V High Slew Rate Rail-to-rail Output Operational Amplifier

TPS77018DBVR : ti TPS77018, Ultra Low-power 50-mA Low-dropout (LDO) Linear Regulators

SN54ALS521J : DUAL 4-bit D-type Latches WITH 3-state Outputs

TL103WAIDRE4 : DUAL Operational Amplifiers WITH Internal Reference

CD4043BDWRE4 : Logic - Latch Integrated Circuit (ics) S-R Latch Tape & Reel (TR) 6.8mA, 6.8mA 3 V ~ 18 V; IC NOR R/S LATCH 3ST QUAD 16SOIC Specifications: Logic Type: S-R Latch ; Independent Circuits: 4 ; Circuit: 1 1 ; Output Type: Tri-State ; Current - Output High, Low: 6.8mA, 6.8mA ; Mounting Type: Surface Mount ; Package / Case: 16-SOIC (0.295", 7.50mm Width) ; Packaging: Tape & Reel (TR) ; Operating Temperature: -55C ~ 125C

74AC11032NE4 : Logic - Gate And Inverter Integrated Circuit (ics) OR Gate Tube 24mA, 24mA 3 V ~ 5.5 V; IC QUAD 2IN OR GATES 16-DIP Specifications: Number of Circuits: 4 ; Package / Case: 16-DIP (0.300", 7.62mm) ; Logic Type: OR Gate ; Packaging: Tube ; Mounting Type: Through Hole ; Number of Inputs: 2 ; Current - Output High, Low: 24mA, 24mA ; Operating Temperature: -40C ~ 85C ; Voltage - Supply: 3 V ~ 5.5 V ; Lead Free Statu

RR-IDISC-ANT-PS-B : Rfid Antenna Rf/if And Rfid; RR-IDISC-ANT-PS-B Specifications: Frequency: 13.56MHz ; Specifications: SMA Style ; Packaging: Box ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant

Same catergory

5962F9671101VXC : Radiation Hardened Edac ( Error Detection And Correction Circuit ). Radiation Hardened EDAC (Error Detection and Correction Circuit) 28 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835 DESIGNATOR CDIP2-T28, LEAD FINISH C TOP VIEW Devices QML Qualified in Accordance with MIL-PRF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96711 and Intersil' QM Plan 1.25 Micron Radiation Hardened SOS CMOS Total.

DM54LS163A : Bipolar->LS Family. Synchronous 4-bit Binary Counter With Synchronous Clear (obsolete).

DM54LS260 : Military/Aerospace->Low Power Schottky. DM54LS273 - 8-Bit Register With Clear Life-time Buy , Package: Cerdip, Pin Nb=20.

DP8420V : Controller/Driver->DRAM. Microcmos Programmable 256k Dynamic RAM Controller/driver.

LVCH244A : CMOS/BiCMOS->FCT/FCT-T Family. 3.3v CMOS Octal Buffer/driver With 3-state Outputs And Bus-hold.

M54HC540B1R : Octal Bus Buffer With 3 State Outputs Hc540: Inverted - Hc541 Non Inverted.

M74HC137 : HC/HCT->High Speed CMOS. 3 to 8 Line Decoder/latch (INVERTING). HIGH SPEED: tPD =18ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC at TA=25C HIGH NOISE IMMUNITY: VNIH = V NIL 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 137 The is an high speed CMOS TO 8 LINE.

MC10197FNR2 : Hex And Gate , Package: Plcc, Pins=20. The MC10197 provides a high speed hex AND function with strobe capability. 200 mW typ/pkg (No Load) tpd 2.8 ns typ (BQ) tpd 3.8 ns typ (AQ) tr, 2.5 ns typ (20%80%) CDIP16 L SUFFIX CASE PDIP16 P SUFFIX CASE 1 MC10197P AWLYYWW MC10197L AWLYYWW VCC1 AOUT BOUT COUT AIN BIN CIN VEE VCC2 FOUT EOUT DOUT FIN EIN DIN COMMON = Assembly Location = Wafer Lot = Year.

MC10H681FNR2 : BBG Ecl Trnscievr Hex, Package: Plcc, Pins=28. The is a dual supply Hex ECL/TTL transceiver with latches in both directions. ECL controlled Direction and Chip Enable Bar pins. There are two Latch Enable pins, one for each direction. The ECL outputs are single ended and drive 50. The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads. The high.

SL4020B : 14 Stage Ripple-carry Binary Counter/divider. The SL4020B is ripple-carry binary counter. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. Operating.

SN54ALS09 : . SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain four independent 2-input positive-AND gates. They perform the Boolean functions or in positive logic.

SN74CBT3345DBLE : Standard Bus Switches. ti SN74CBT3345, 8-Bit Fet Bus Switch. Standard '245-Type Pinout 5- Switch Connection Between Two Ports TTL-Compatible Input Levels The SN74CBT3345 provides eight bits of high-speed TTL-compatible bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The device is organized as one 8-bit switch.

SN74GTLP22034DGGR : Backplane Logic (GTL, GTLP, FB/FB+, ABTE/ETL). ti SN74GTLP22034, 8-Bit Lvttl-gtlp Adjustable-edge-rate Registered Transceiver With Split LVTTL Port And Feedback Path.

SN74HCT00D : ti SN74HCT00, Quadruple 2-Input Positive-nand Gates. Operating Voltage Range 5.5 V Outputs Can Drive To 10 LSTTL Loads Low Power Consumption, 20-A Max ICC Typical tpd ns 4-mA Output Drive 5 V Low Input Current 1 A Max Inputs Are TTL-Voltage Compatible These devices contain four independent 2-input NAND gates. They perform the Boolean function or in positive logic. ORDERING INFORMATION TA PDIP N SOIC.

SN74LS283D : Adders. ti SN74LS283, 4-Bit Binary Full Adders With Fast Carry. SN74S283 4BIT BINARY FULL ADDERS WITH FAST CARRY PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. SN74S283 4BIT BINARY FULL ADDERS WITH FAST CARRY SN74283 4BIT BINARY FULL ADDERS WITH.

TC74HC4053AFN : TC74HC Series. Function = Triple 2-channel Analog Multiplexer ;; Pins = 16.

A2F500M3D-1FGG484YI : FPGA, 11520 CLBS, 500000 GATES, PBGA484. s: System Gates: 500000 ; Logic Cells / Logic Blocks: 11520 ; Package Type: Other, 1 MM PITCH, GREEN, FBGA-484 ; Logic Family: CMOS ; Pins: 484 ; Supply Voltage: 1.5V.

NC7SV02FHX : AUP/ULP/V SERIES, 2-INPUT NOR GATE, PDSO6. s: Gate Type: NOR ; Supply Voltage: 1.1 ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 18.6 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 6 ; IC Package Type: Other, 1 X 1 MM, 0.35 MM PITCH, MO-252, MICROPAK2-6.

NLX2G16AMUTCG : 2G SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6. s: Gate Type: NON-INVERT ; Supply Voltage: 2.3 ; Logic Family: CMOS ; Inputs: 1 ; Propagation Delay: 10.2 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Pin Count: 6 ; IC Package Type: Other, 1.45 X 1 MM, 0.50 MM PITCH, LEAD FREE, UDFN-6.

 
0-C     D-L     M-R     S-Z