Details, datasheet, quote on part number: 74AC11138D
CategorySemiconductors => Switches and Multiplexers => Buffered Encoders and Decoders
Part family74AC11138 3-Line to 8-Line Decoders/Demultiplexers
Description3-Line to 8-Line Decoders/Demultiplexers 16-SOIC -40 to 85
CompanyTexas Instruments, Inc.
DatasheetDownload 74AC11138D datasheet
Cross ref.Similar parts: 74AC11138D-T, CD4028B, CD4511B, CD4543B, CD4555B, CD4556B, CD74AC138, CD74AC139, CD74AC238
Find where to buy
Output Drive (IOL/IOH)(Max)(mA)24/-24
ICC @ Nom Voltage(Max)(mA)0.04
Schmitt TriggerNo
Operating Temperature Range(C)-40 to 85
tpd @ Nom Voltage(Max)(ns)12.2,8.8
F @ Nom Voltage(Max)(Mhz)100
ESD Charged Device Model(kV)0.75
Technology FamilyAC
Approx. Price (US$)1.00 | 1ku
Digital input leakage(Max)(uA)5
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
16DSOICR-PDSO-G40TUBEAC11138 3.919.91.581.27
Application notes
• Input and Output Characteristics of Digital Integrated Circuits
This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding | Doc
• TI IBIS File Creation, Validation, and Distribution Processes
The Input/Output Buffer Information Specification (IBIS), also known as ANSI/EIA-656, has become widely accepted among electronic design automation (EDA) vendors, semiconductor vendors, and system designers as the format for digital electrical interface da | Doc
• Live Insertion
Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance | Doc
• Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | Doc
• Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV, as generated by an IEC ESD simulator to determine the level of ISD protection provi | Doc
• Designing With Logic (Rev. C)
Data sheets, which usually give information on device behavior only under recommended operating conditions, may only partially answer engineering questions that arise during the development of systems using logic devices. However, information is frequently | Doc
• Introduction to Logic | Doc
• Implications of Slow or Floating CMOS Inputs (Rev. D) | Doc
• CMOS Power Consumption and CPD Calculation (Rev. B)
Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result, CMOS devices are best known for low power consumpti | Doc
• Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
Though low power consumption is a feature of CMOS devices, sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This docu | Doc


Features, Applications

Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-m Process 500-mA Typical Latch-Up Immunity at 125C Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)


The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The conditions at the binary-select (A, B, C) inputs and the three enable G2A, G2B) inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications. The 74AC11138 is characterized for operation from to 85C.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC. 7 V Input voltage range, VI (see Note V to VCC 0.5 V Output voltage range, VO (see Note V to VCC 0.5 V Input clamp current, IIK (VI VI > VCC). 20 mA Output clamp current, IOK (VO VO > VCC). 50 mA Continuous output current, IO (VO 0 to VCC). 50 mA Continuous current through VCC or GND. 200 mA Maximum power dissipation = 55C (in still air) (see Note 2): D package. W N package. W PW package. 0.5 W Storage temperature range, Tstg. to 150C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

MIN VCC VIH Supply voltage High-level input voltage VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V VIL VI VO IOH Low-level input voltage Input voltage Output voltage High-level output current VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V IOL t/v TA Low-level output current Input transition rise or fall rate Operating free-air temperature VCC 4.5 V VCC 0 40 VCC 4.5 V VCC 5.5 V VCC ns/V C mA NOM 5 MAX 5.5 UNIT V


Related products with the same datasheet
Some Part number from the same manufacture Texas Instruments, Inc.
74AC11138DR ti 74AC11138, 3-Line to 8-Line Decoders/demultiplexers
74AC11139 Dual 2-line Decoder/demultiplexer
74AC11139D ti 74AC11139, Dual 2-Line to 4-Line Decoders/demultiplexers
74AC11139PW Dual 2-line Decoder/demultiplexer
74AC11139PWLE ti 74AC11139, Dual 2-Line to 4-Line Decoders/demultiplexers
74AC11151 1-of-8 Data Selector/multiplexer
74AC11151D ti 74AC11151, 1-Of-8 Data Selectors/multiplexers
74AC11153 Dual 1-of-4 Data Selector/multiplexer
74AC11153D ti 74AC11153, Dual 1-Of-4 Data Selectors/multiplexers
74AC11157 Quadruple 2-line to 1-line Data Selector/multiplexer
74AC11157DW ti 74AC11157, Quadruple 2-Line to 1-Line Data Selectors/multiplexers
74AC11158 Quadruple 2-line to 1-line Data Selector/multiplexer
74AC11158DW ti 74AC11158, Quadruple 2-Line to 1-Line Data Selectors/multiplexers
74AC11160 Synchronous 4-bit Decade Counter
74AC11160DWR ti 74AC11160, Synchronous 4-Bit Decade Counters
74AC11162 Synchronous 4-bit Decade Counter
74AC11174 Hex D-type Flip-flop With Clear
74AC11174DW ti 74AC11174, 6-Bit Positive-edge-triggered D-type Flip-flops With Clear
74AC11175 Quadruple D-type Flip-flop With Clear
74AC11175DW ti 74AC11175, Quadruple Positive-edge-triggered D-type Flip-flops With Clear
74AC11181DW ti 74AC11181, Arithmetic Logic Units/function Generators

8601301EA : Magnitude Comparators ti CD54HC85, High Speed CMOS Logic 4-Bit Magnitude Comparator

ADS1224IPWR : ti ADS1224, 24-bit, 240SPS ADC With 4-ch Diff Input Mux, High-z Buffer, Serial Output

CY74FCT2543ATQC : Octal Registered Transceivers With 3-STATE Outputs And Series Damping Resistors

SN74CBTS3384 : Bus Oriented Circuits 10-bit Fet Bus Switch With Schottky Diode Clamping

SNJ54ACT373J : D-Type (3-State) Latches ti SN54ACT373, Octal D-type Transparent Latches With 3-State Outputs

TLC4502AMD : ti TLC4502A, Advanced,Self-Calibrating, Precision, Dual Operational Amplifier

TPS62043 : 1.6-V Output, 1.2-A, 95% Efficient Step-down Converter, 18uA, MSOP-10

XIO1100 : X1 PCI Express Serial Link

TMS32C6416DZLZA6E3 : Floating-point Digital Signal Processors

DAC8551IADGKTG4 : SERIAL INPUT LOADING, 12 us SETTLING TIME, 16-BIT DAC, PDSO8 Specifications: Package Type: PLASTIC, MSOP-8 ; Screening Level: Industrial ; Pins: 8 ; Operating Temperature: -40 to 105 C (-40 to 221 F)

TPS5420DRG4 : Voltage Regulators - Switching Regulators 5.5 to 36V 2A Step Down Swift Conv

Same catergory

54ACT16640 : Bus Oriented Circuits. 16-bit Bus Transceivers With 3-state Outputs. Members of the Texas Instruments Widebus TM Family Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-m Process 500-mA Typical Latch-Up Immunity at 125C Packaged in Plastic 300-mil Shrink Small-Outline.

5962-8407201VRA : D-Type (3-State) Latches. ti SN54HC373, Octal D-type Transparent Latches With 3-State Outputs.

74ALVCH16825 : 3.3V CMOS 18-BIT Buffer/driver With 3-STATE Outputs And Bus-hold. 3.3V CMOS 18-BIT BUFFER/ DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD 0.5 MICRON CMOS Technology Typical tSK(o) (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC 0.3V, Normal Range VCC to 3.6V, Extended Range VCC 0.2V CMOS power levels (0.4 W typ. static) Rail-to-Rail output swing for increased noise.

CD74HC166 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Bit Parallel-in/serial-out Shift Register.

CY74FCT373TDIP : 8-bit Latches. Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. The FCT373T and FCT573T consist of eight latches with three-state outputs for bus organized applications. When latch enable (LE) is HIGH, the flip-flops appear transparent to the data. Data that meets the required set-up times are latched when.

DM74LS194A : Bipolar->LS Family. 4-Bit Bidirectional Universal Shift Register. This bidirectional shift register is designed to incorporate virtually all of the a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Parallel.

HEF40163BD : 4-bit Synchronous Binary Counter With Synchronous Reset. For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family s HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF40163B MSI 4-bit synchronous binary counter with synchronous reset Product File under Integrated Circuits, IC04 January 1995 4-bit synchronous binary counter with synchronous reset The is a fully.

MC74VHC138DT : Multiplexers. Decoder/Demultiplexer, Package: Tssop, Pins=16. The is an advanced high speed CMOS 3to8 decoder fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. When the device is enabled, three Binary Select inputs A2) determine which one of the outputs Y7) will go Low. When enable input.

SN74CBT3126D : Standard Bus Switches. ti SN74CBT3126, Quadruple Fet Bus Switch. D TTL-Compatible Input Levels D Latch-Up Performance Exceeds 250 mA Per The SN74CBT3126 quadruple FET bus switch independent line switches. Each switch is disabled when the associated output-enable (OE) input is low. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value.

SN74LVTH574DB : 3.3-v Abt Octal Edge-triggered D-type Flip-flops With 3-state Outputs.

SY100EP111U : 1:10 Differential Clock Driver. s 2.5V and 3.3V power supply options s Guaranteed AC parameters over temperature: fMAX < 25ps output-to-output skew tr / tf < 400ps propagation delay s Wide temperature range: +85C s Differential design s VBB output for single-ended input applications s Fully compatible with industry standard 100K I/O levels s Available in 32-pin TQFP package.

XMT5170-622 : 622 Mb/s Logic Interface DFB Laser Transmitter. 622 Mb/s Logic Interface DFB Laser Transmitter Preliminary Technical Data SONET/SDH Compliant to +85C Operation Compact 20 Pin Package ECL/PECL Logic Interface Multisourced Pinout an ECL/PECL logic interface for 622 MBd transmission. The transmitter incorporates several which simplify system design. The XMT5170-622 may be operated with either 5 V power.

74CBTLV3126DS : 4-bit Bus Switch The 74CBTLV3126 provides a 4-bit high-speed bus switch with separate output enable inputs (1OE to 4OE). The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The switch is disabled (high-impedance OFF-state) when the output enable (nOE) input is LOW..

A2F200M3C-FG256YI : FPGA, 4608 CLBS, 200000 GATES, PBGA256. s: System Gates: 200000 ; Logic Cells / Logic Blocks: 4608 ; Package Type: Other, 1 MM PITCH, FBGA-256 ; Logic Family: CMOS ; Pins: 256 ; Supply Voltage: 1.5V.

0-C     D-L     M-R     S-Z