|
Details, datasheet, quote on part number:74AC11240DB
| |
Datasheet text preview:
74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
SCAS448A MAY 1987 REVISED APRIL 1996
D D D D D
Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC t (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)
DB, DW, OR NT PACKAGE (TOP VIEW)
description
This octal buffer/line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device provides inverting outputs and symmetrical active-low output-enable (OE) inputs. This device features high fan-out and improved fan-in.
1Y1 1Y2 1Y3 1Y4 GND GND GND GND 2Y1 2Y2 2Y3 2Y4
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 19 18 17 16 15 14 13
1OE 1A1 1A2 1A3 1A4 VCC VCC 2A1 2A2 2A3 2A4 2OE
The 74AC11240 is organized as two 4-bit buffers/line drivers with separate OE inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. The 74AC11240 is characterized for operation from 40°C to 85°C.
FUNCTION TABLE (each buffer) INPUTS OE L L H A H L X OUTPUT Y L H Z
logic symbol
1OE 1A1 1A2 1A3 1A4 24 23 22 21 20 EN 1 1 2 3 4 1Y1 1Y2 1Y3 1Y4 2OE 2A1 2A2 2A3 2A4 13 17 16 15 14 EN 1 9 10 11 12 2Y1 2Y2 2Y3 2Y4
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright © 1996, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
1
74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
SCAS448A MAY 1987 REVISED APRIL 1996
logic diagram (positive logic)
1OE 1A1 1A2 1A3 1A4 24 2OE 23 22 21 20 1 2 3 4 1Y1 1Y2 1Y3 1Y4 2A1 2A2 2A3 2A4 17 16 15 14 9 10 11 12 2Y1 13
2Y2 2Y3 2Y4
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 6 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to VCC + 0.5 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to VCC + 0.5 V Input clamp current, IIK (VI VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Output clamp current, IOK (VO VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±200 mA Maximum power dissipation at TA = 55°C (in still air) (see Note 2): DB package . . . . . . . . . . . . . . . . . . 0.65 W DW package . . . . . . . . . . . . . . . . . . 1.7 W NT package . . . . . . . . . . . . . . . . . . . 1.3 W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
SCAS448A MAY 1987 REVISED APRIL 1996
recommended operating conditions
MIN VCC VIH Supply voltage High-level input voltage VCC = 3 V VCC = 4.5 V VCC = 5.5 V VCC = 3 V VIL VI VO IOH Low-level input voltage Input voltage Output voltage High-level output current VCC = 3 V VCC = 4.5 V VCC = 5.5 V VCC = 3 V IOL Low-level output current VCC = 4.5 V VCC = 5.5 V OE Data 0 0 40 VCC = 4.5 V VCC = 5.5 V 0 0 3 2.1 3.15 3.85 0.9 1.35 1.65 VCC VCC 4 24 24 12 24 24 5 10 85 ns/V °C mA mA V V V V NOM 5 MAX 5.5 UNIT V
t/v TA
Input transition rise or fall rate transition rise or fall rate Operating free-air temperature
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS CONDITIONS VCC 3V IOH = 50 mA VOH IOH = 4 mA IOH = 24 mA 24 mA IOH = 75 mA{ IOL = 50 mA VOL IOL = 12 mA IOL = 24 mA 24 mA IOL = 75 mA{ VO = VCC or GND VI = VCC or GND VI = VCC or GND, VI = VCC or GND VO = VCC or GND IO = 0 4.5 V 5.5 V 3V 4.5 V 5.5 V 5.5 V 3V 4.5 V 5.5 V 3V 4.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5V 5V 4 10 ±0.5 ±0.1 8 0.1 0.1 0.1 0.36 0.36 0.36 MIN 2.9 4.4 5.4 2.58 3.94 4.94 TA = 25°C TYP MAX MIN 2.9 4.4 5.4 2.48 3.8 4.8 3.85 0.1 0.1 0.1 0.44 0.44 0.44 1.65 ±5 ±1 80 V V MAX UNIT
IOZ II ICC Ci CO
mA mA mA
pF pF
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
SCAS448A MAY 1987 REVISED APRIL 1996
switching characteristics over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) A TO (OUTPUT) Y Y Y MIN 1.5 1.5 1.5 1.5 1.5 1.5 TA = 25°C TYP MAX 7.6 6.3 8.2 7.6 5.5 6.7 10.5 8.6 11.6 10.8 7.5 9.4 MIN 1.5 1.5 1.5 1.5 1.5 1.5 MAX 11.7 9.5 12.7 12 7.8 9.8 UNIT ns ns ns
OE OE
switching characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) A TO (OUTPUT) Y Y Y TA = 25°C MIN TYP MAX 1.5 1.5 1.5 1.5 1.5 1.5 5.4 4.6 5.7 5.3 4.7 5.2 7.5 6.6 8.2 7.7 6.3 7.3 MIN 1.5 1.5 1.5 1.5 1.5 1.5 MAX 8.4 7.2 9.2 8.7 6.6 7.7 UNIT ns ns ns
OE OE
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER Cpd Power dissipation capacitance per buffer dissipation capacitance per buffer Outputs enabled Outputs disabled TEST CONDITIONS CL = 50 pF 50 pF, f = 1 MHz MHz TYP 39 12 UNIT pF
4
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
SCAS448A MAY 1987 REVISED APRIL 1996
PARAMETER MEASUREMENT INFORMATION
2 × VCC From Output Under Test CL = 50 pF (see Note A) 500 S1 Open GND 500 TEST tPLH /tPHL tPLZ /tPZL tPHZ /tPZH S1 Open 2 × VCC GND
LOAD CIRCUIT
Output Control (low-level enabling) VCC Output Waveform 1 S1 at 2 × VCC (see Note B) Output Waveform 2 S1 at GND (see Note B)
VCC 50% VCC tPZL tPLZ 50% VCC tPHZ 80% VCC VOH 20% VCC 50% VCC 0V
Input tPHL
50% VCC
50% VCC tPLH
[ VCC
VOL
0V
tPZH
VOH Output 50% VCC 50% VCC VOL
50% VCC
[0V
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr = 3 ns, tf = 3 ns. D. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
5
|
|
