Details, datasheet, quote on part number: 74AC16245DL
Part74AC16245DL
CategorySemiconductors => Logic => Buffer/Driver/Transceiver => Standard Transceiver
Part family74AC16245 16-Bit Bus Transceivers With 3-State Outputs
TitleStandard Transceivers
Description16-Bit Bus Transceivers With 3-State Outputs 48-SSOP -40 to 85
CompanyTexas Instruments, Inc.
StatusACTIVE
ROHSCompliant
SampleNo
DatasheetDownload 74AC16245DL datasheet
Cross ref.Similar parts: 74AC16245DL-T, SN74ABT162244, SN74ALVC16244A, SN74ALVC16334, SN74ALVCH162244, SN74ALVCH162373, SN74ALVCH16244, SN74ALVCH16373, SN74ALVCH16374
Quote
Find where to buy
 
Specifications 
Voltage(Nom)(V)3.3,5
ICC @ Nom Voltage(Max)(mA)0.08
Operating Temperature Range(C)-40 to 85
RatingCatalog
Output Drive (IOL/IOH)(Max)(mA)-24/24
Approx. Price (US$)0.93 | 1ku
Schmitt TriggerNo
Output TypeCMOS
Package GroupSSOP
Input TypeCMOS
VCC(Min)(V)3
Bits(#)16
F @ Nom Voltage(Max)(Mhz)100
VCC(Max)(V)5.5
Technology FamilyAC
tpd @ Nom Voltage(Max)(ns)13.5,8.9
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
48DLSSOPR-PDSO-G25TUBEAC16245 7.4915.882.59.635
Application notes
• Input and Output Characteristics of Digital Integrated Circuits
This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding | Doc
• TI IBIS File Creation, Validation, and Distribution Processes
The Input/Output Buffer Information Specification (IBIS), also known as ANSI/EIA-656, has become widely accepted among electronic design automation (EDA) vendors, semiconductor vendors, and system designers as the format for digital electrical interface da | Doc
• Live Insertion
Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance | Doc
• Shelf-Life Evaluation of Lead-Free Component Finishes
The integrated circuit (IC) industry is converting to lead (Pb)-free termination finishes for leadframe-based packages. IC component users need to know the maximum length of time that components can be stored prior to being soldered. This study predicts sh | Doc
• Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | Doc
• Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV, as generated by an IEC ESD simulator to determine the level of ISD protection provi | Doc
• Designing With Logic (Rev. C)
Data sheets, which usually give information on device behavior only under recommended operating conditions, may only partially answer engineering questions that arise during the development of systems using logic devices. However, information is frequently | Doc
• Introduction to Logic | Doc
• Implications of Slow or Floating CMOS Inputs (Rev. D) | Doc
• CMOS Power Consumption and CPD Calculation (Rev. B)
Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result, CMOS devices are best known for low power consumpti | Doc
• Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
Though low power consumption is a feature of CMOS devices, sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This docu | Doc

 

Features, Applications

Members of the Texas Instruments Widebust Family 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed VCC and GND Configuration Minimizes High-Speed Switching Noise EPIC t (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Thin Shrink Small-Outline (DGG) Package, 300-mil Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin Spacings

description

The 'AC16245 are 16-bit bus transceivers organized as dual-octal noninverting 3-state transceivers designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The output-enable input (OE) can be used to disable the devices so that the buses are effectively isolated.

The 74AC16245 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area. The 54AC16245 is characterized for operation over the full military temperature range to 125°C. The 74AC16245 is characterized for operation from to 85°C.

FUNCTION TABLE CONTROL INPUTS L H DIR data to A bus A data to bus Isolation OPERATION

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC. 7 V Input voltage range, VI (see Note V to VCC 0.5 V Output voltage range, VO (see Note V to VCC 0.5 V Input clamp current, IIK (VI VI > VCC). ±20 mA Output clamp current, IOK (VO VO > VCC). ±50 mA Continuous output current, IO (VO 0 to VCC). ±50 mA Continuous current through VCC or GND. ±400 mA Maximum power dissipation = 55°C (in still air) (see Note 2): DGG package. W DL package. 1.2 W Storage temperature range, Tstg. to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils.

54AC16245 MIN VCC VIH Supply voltage (see Note 4) High-level input voltage VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V VIL VI VO IOH Low-level input voltage Input voltage Output voltage High-level output current VCC 3 V VCC 4.5 V VCC 5.5 V VCC 3 V IOL t/v Low-level output current Input transition rise or fall rate VCC 4.5 V VCC V 0 VCC 4.5 V VCC 5.5 V VCC NOM 5 MAX 5.5 74AC16245 MIN VCC ns/V °C mA NOM 5 MAX 5.5 UNIT V

TA Operating free-air temperature ­55 125 NOTES: 3. All unused pins (input and I/O) must be held high or low to prevent them from floating. 4. All VCC and GND pins must be connected to the proper voltage power supply.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


 

Related products with the same datasheet
74AC16245DLR
74AC16245DLG4
74AC16245DLRG4
Some Part number from the same manufacture Texas Instruments, Inc.
74AC16245DLR ti 74AC16245, 16-Bit Bus Transceivers With 3-State Outputs
74AC16373 16-bit Transparent D-type Latche With 3-state Outputs
74AC16373DL ti 74AC16373, 16-Bit Transparent D-type Latches With 3-State Outputs
74AC16374 16-bit Edge-triggered D-type Flip-flops With 3-state Outputs
74AC16374DL ti 74AC16374, 16-Bit Edge-triggered D-type Flip-flops With 3-State Outputs
74AC164 8-bit Serial-in/parallel-out Shift Register
74AC16472 18-bit Registered Transceiver With 3-state Output
74AC16472DL ti 74AC16472, 18-Bit Registered Transceivers With 3-State Outputs
74AC16543 16-bit Registered Transceiver With 3-state Output
74AC16543DL ti 74AC16543, 16-Bit Registered Transceivers With 3-State Outputs
74AC16620 16-bit Bus Transceivers With 3-state Outputs
74AC16620DL ti 74AC16620, 16-Bit Bus Transceivers With 3-State Outputs
74AC16623 16-bit Bus Transceiver With 3-state Output
74AC16623DL ti 74AC16623, 16-Bit Bus Transceivers With 3-State Outputs
74AC16640 16-bit Bus Transceiver With 3-state Output
74AC16640DL ti 74AC16640, 16-Bit Bus Transceivers With 3-State Outputs
74AC16646 16-bit Bus Transceiver And Register With 3-state Output
74AC16646DL ti 74AC16646, 16-Bit Bus Transceivers And Registers With 3-State Outputs
74AC16652 16-bit Bus Transceivers And Registers With 3-state Outputs
74AC16652DL ti 74AC16652, 16-Bit Bus Transceivers And Registers With 3-State Outputs
74AC16823 18-bit Bus Interface Flip-flops With 3-state Outputs
Same catergory

74FCT540T : Octal Buffer/line Driver. A and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: ­ VOH = 3.3V (typ.) ­ VOL = 0.3V (typ.) High Drive outputs (-15mA IOH, 64mA IOL) Meets or exceeds JEDEC standard 18 s Power off disable outputs permit "live insertion" Available in SOIC, SSOP, and QSOP packages The IDT octal buffer/line.

74HC273 : 74HC/HCT273; Octal D-type Flip-flop With Reset; Positive-edge Trigger.

74LVC377A : 3.3V CMOS 8-BIT Register With Clock Enable, 5V Tolerant I/o. IDT74LVC377A 3.3V CMOS OCTAL 8-BIT REGISTER WITH CLOCK ENABLE 3.3V CMOS 8-BIT REGISTER WITH CLOCK ENABLE AND 5 VOLT TOLERANT I/O 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC ± 0.3V, Normal Range VCC to 3.6V, Extended Range CMOS power levels (0.4µ W typ. static) Rail-to-rail output swing for increased.

CD4011BC : CMOS/BiCMOS->4000 Family. Quad 2-Input NAND Buffered B Series Gate.

HCS112MS : Bipolar->ECL 10 Family. Radiation Hardened Dual JK Flip-flop. 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm2/mg Single Event Upset (SEU) Immunity x 10-9 Errors/ Bit-Day (Typ) Dose Rate Survivability: x 1012 RAD (Si)/s Dose Rate Upset >1010 RAD (Si)/s.

MC10E154 : Bipolar->ECL 10 Family. 5-bit 2:1 Mux Latch. The MC10E/100E154 contains five 2:1 multiplexers followed by transparent latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output data is controlled by the multiplexer select control, SEL. A logic HIGH on either or LEN2 (or both) latches the outputs. The Master Reset (MR) overrides all other.

MC14572UBDR2 : Hex Gate, Package: Soic, Pins=16. The MC14572UB hex functional gate is constructed with MOS P­channel and N­channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate. PDIP­16 P SUFFIX CASE 648 MC14572UBCP.

SN54LVC138A : . Operate From 3.6 V Inputs Accept Voltages 5.5 V Max tpd 3.3 V Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD ­ 2000-V Human-Body Model ­ 200-V Machine Model ­ 1000-V Charged-Device Model (C101) The to 8-line decoder/demultiplexer.

SN74BCT29841 : CMOS/BiCMOS->ABT/BCT Family. 10-bit Bus-interface D-type Latch With 3-state Outputs.

SY100E457 : Bipolar->ECL 10 Family. Triple Differential 2:1 Multiplexer. s Differential D and Q s Extended 100E VEE range to ­5.5V VBB output for single-ended use 700ps max. propagation delay High frequency outputs Separate and common select Internal 75K input pulldown resistors Available in 28-pin PLCC package The SY10/100E457 are 3-bit differential 2:1 multiplexers. The fully differential data path makes the devices ideal.

TC74LVX240FT : TC74LVX Series. Function = Octal Bus Buffer (3-state/inverted) ;; Pins = 20 ;; Additional Information = More Info.

TC7WH125FU : VHC Equivalent (TC7SHxx, TC7WHxx). Function = ;; Package =.

uA9637ACP : Dual Differential Line Receiver. Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 Operates From Single 5-V Power Supply Wide Common-Mode Voltage Range High Input Impedance TTL-Compatible Outputs High-Speed Schottky Circuitry 8-Pin Dual-in-Line and Small-Outline Packages Designed to Be Interchangeable With National.

HMC722LP3E : 13 Gbps, Fast Rise Time AND/NAND/OR/NOR Gate, W/ Programmable Output Voltage The HMC722LP3E is an AND/NAND/OR/NOR function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. The HMC772LP3E may be easily confi gured to provide any of the following logic functions: AND, NAND, OR and NOR. The HMC722LP3E.

 
0-C     D-L     M-R     S-Z