|
|
Part: CD54HCT164F3A
Category:
Logic
-> Registers
Description: ti CD54HCT164, High Speed CMOS Logic 8-Bit Serial-in/parallel-out Shift Register
Company: Texas Instruments, Inc.
Datasheet: Download CD54HCT164F3A datasheet File size : 251 kB
Request For quote: Find where to buy CD54HCT164F3A
Datasheet text preview:
CD54HC164, CD74HC164, CD54HCT164, CD74HCT164
Data sheet acquired from Harris Semiconductor SCHS155C
October 1997 - Revised August 2003
High-Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register
Description
The 'HC164 and 'HCT164 are 8-bit serial-in parallel-out shift registers with asynchronous reset. Data is shifted on the positive edge of Clock (CP). A LOW on the Master Reset (MR) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (DS1 and DS2) are provided, either one can be used as a Data Enable control.
Features
· Buffered Inputs
[ /Title (CD74 HC164 , CD74 HCT16 4) /Subject (High Speed CMOS Logic 8-Bit SerialIn/Parallel-
· Asynchronous Master Reset · Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC · Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads · Wide Operating Temperature Range . . . -55oC to 125oC · Balanced Propagation Delay and Transition Times · Significant Power Reduction Compared to LSTTL Logic ICs · HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V · HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il 1µA at VOL, VOH
Ordering Information
PART NUMBER CD54HC164F3A CD54HCT164F3A CD74HC164E CD74HC164M CD74HC164MT CD74HC164M96 CD74HCT164E CD74HCT164M CD74HCT164MT CD74HCT164M96 TEMP. RANGE (oC) -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 PACKAGE 14 Ld CERDIP 14 Ld CERDIP 14 Ld PDIP 14 Ld SOIC 14 Ld SOIC 14 Ld SOIC 14 Ld PDIP 14 Ld SOIC 14 Ld SOIC 14 Ld SOIC
NOTE: When ordering, use the entire par t number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.
Pinout
CD54HC164, CD54HCT164 (CERDIP) CD74HC164, CD74HCT164 (PDIP, SOIC) TOP VIEW
DS1 1 DS2 2 Q0 3 Q1 4 Q2 5 Q3 6 GND 7 14 VCC 13 Q7 12 Q6 11 Q5 10 Q4 9 MR 8 CP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright
© 2003, Texas Instruments Incorporated
1
CD54HC164, CD74HC164, CD54HCT164, CD74HCT164 Functional Diagram
1 DS1 2 DS2 3 4 5 6 10 11 12 13 9 MR CP 8 GND = 7 VCC = 14 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
TRUTH TABLE INPUTS OPERATING MODE RESET (CLEAR) Shift MR L H H H H CP X DS1 X l l h h DS2 X l h l h Q0 L L L L H OUTPUTS Q1 - Q7 L-L q0 - q6 q0 - q6 q0 - q6 q0 - q6
H= High Voltage Level. h= High Voltage Level One Set-up Time Prior To The Low-to-high Clock Transition. l= Low Voltage Level One Set-up Time Prior To The Low-to-high Clock Transition. L= Low Voltage Level. X= Don't Care. = Transition from Low to High Level. qn= Lower Case Letters Indicate The State Of the Reference Input Clock Transition.
2
CD54HC164, CD74HC164, CD54HCT164, CD74HCT164
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V DC Input Diode Current, IIK For VI VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA DC Output Diode Current, IOK For VO VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA DC VCC or Ground Current, ICC or IGND . . . . . . . . . . . . . . . . . .±50mA
Thermal Information
Thermal Resistance (Typical, Note 1) JA (oC/W) E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . 80 M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . 86 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC (SOIC - Lead Tips Only)
Operating Conditions
Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Time 2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE: 1. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
TEST CONDITIONS PARAMETER HC TYPES High Level Input Voltage VIH 2 4.5 6 Low Level Input Voltage VIL 2 4.5 6 High Level Output Voltage CMOS Loads High Level Output Voltage TTL Loads Low Level Output Voltage CMOS Loads Low Level Output Voltage TTL Loads Input Leakage Current Quiescent Device Current II ICC VCC or GND VCC or GND VOL VIH or VIL VOH VIH or VIL -0.02 -0.02 -0.02 -4 -5.2 0.02 0.02 0.02 4 5.2 0 2 4.5 6 4.5 6 2 4.5 6 4.5 6 6 6 1.5 3.15 4.2 1.9 4.4 5.9 3.98 5.48 0.5 1.35 1.8 0.1 0.1 0.1 0.26 0.26 ±0.1 8 1.5 3.15 4.2 1.9 4.4 5.9 3.84 5.34 0.5 1.35 1.8 0.1 0.1 0.1 0.33 0.33 ±1 80 1.5 3.15 4.2 1.9 4.4 5.9 3.7 5.2 0.5 1.35 1.8 0.1 0.1 0.1 0.4 0.4 ±1 160 V V V V V V V V V V V V V V V V µA µA SYMBOL VI (V) IO (mA) VCC (V) MIN 25oC TYP MAX -40oC TO 85oC MIN MAX -55oC TO 125oC MIN MAX UNITS
3
CD54HC164, CD74HC164, CD54HCT164, CD74HCT164
DC Electrical Specifications
(Continued) TEST CONDITIONS PARAMETER HCT TYPES High Level Input Voltage Low Level Input Voltage High Level Output Voltage CMOS Loads High Level Output Voltage TTL Loads Low Level Output Voltage CMOS Loads Low Level Output Voltage TTL Loads Input Leakage Current Quiescent Device Current Additional Quiescent Device Current Per Input Pin: 1 Unit Load NOTE: 2. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA. II ICC ICC (Note 2) VCC to GND VCC or GND VCC -2.1 VOL VIH or VIL VIH VIL VOH VIH or VIL -0.02 4.5 to 5.5 4.5 to 5.5 4.5 2 4.4 0.8 2 4.4 0.8 2 4.4 0.8 V V V SYMBOL VI (V) IO (mA) VCC (V) MIN 25oC TYP MAX -40oC TO 85oC MIN MAX -55oC TO 125oC MIN MAX UNITS
-4
4.5
3.98
-
-
3.84
-
3.7
-
V
0.02
4.5
-
-
0.1
-
0.1
-
0.1
V
4
4.5
-
-
0.26
-
0.33
-
0.4
V
0 0 -
5.5 5.5 4.5 to 5.5
-
100
±0.1 8 360
-
±1 80 450
-
±1 160 490
µA µA µA
HCT Input Loading Table
INPUT Date Shift-In (1, 2) MR Clock UNIT LOADS 0.3 0.9 0.7
NOTE: Unit Load is ICC limit specified in DC Electrical Specifications table, e.g. 360µA max at 25oC.
Prerequisite For Switching Function
25oC PARAMETER HC TYPES Maximum Clock Frequency fMAX 2 4.5 6 MR Pulse Width tw 2 4.5 6 6 30 35 60 12 10 5 24 28 75 15 13 4 20 24 90 18 15 MHz MHz MHz ns ns ns SYMBOL VCC (V) MIN MAX -40oC TO 85oC MIN MAX -55oC TO 125oC MIN MAX UNITS
4
CD54HC164, CD74HC164, CD54HCT164, CD74HCT164
Prerequisite For Switching Function
PARAMETER CP Pulse Width SYMBOL tW (Continued) 25oC VCC (V) 2 4.5 6 Set-up Time tSU 2 4.5 6 Hold Time tH 2 4.5 6 MR to Clock, Removal Time tREM 2 4.5 6 HCT TYPES Maximum Clock Frequency MR Pulse Width CP Pulse Width Set-up Time Hold Time MR to Clock, Removal Time fMAX tw tw tSU tH tREM 4.5 6 4.5 6 4.5 6 27 18 18 12 4 16 22 23 23 15 4 20 18 27 27 18 4 24 MHz ns ns ns ns ns MIN 80 16 14 60 12 10 4 4 4 80 16 14 MAX -40oC TO 85oC MIN 100 20 17 75 15 13 4 4 4 100 20 17 MAX -55oC TO 125oC MIN 120 24 20 90 18 15 4 4 4 120 24 20 MAX UNITS ns ns ns ns ns ns ns ns ns ns ns ns
Switching Specifications Input tr, tf = 6ns
TEST CONDITIONS 25oC VCC (V) TYP MAX -40oC TO 85oC -55oC TO 125oC MAX MAX UNITS
PARAMETER HC TYPES Propagation Delay, CP to Qn
SYMBOL
tPLH, tPHL
CL = 50pF
2 4.5
14 11 60 -
170 34 29 140 28 24 75 15 13 10
212 43 36 175 35 30 10
255 51 43 210 42 36 110 22 19 10
ns ns ns ns ns ns ns ns ns ns ns MHz pF
CL = 15pF CL = 50pF MR to Qn tPLH, tPHL CL = 50pF
5 6 2 4.5
CL = 15pF CL = 50pF Output Transition Times tTLH, tTHL CL = 50pF
5 6 2 4.5 6
Maximum Clock Frequency Input Capacitance
fMAX CIN
CL = 15pF -
5 -
5
Others parts begin by cd
CD-1 CD-2 CD-3 CD-4 CD-5 CD-6 CD-7 CD-8 CD-9 CD-10 CD-11 CD-12 CD-13 CD-14 CD-15 CD-16 CD-17 CD-18 CD-19 CD-20 CD-21 CD-22 CD-23 CD-24 CD-25 CD-26 CD-27 CD-28 CD-29 CD-30 CD-31 CD-32 CD-33 CD-34 CD-35 CD-36 CD-37
|
|
|
