Part | CD74HCT390 |

Category | Semiconductors => Logic => Specialty Logic => Counter/Arithmetic/Parity Function |

Part family | CD74HCT390 High Speed CMOS Logic Dual Decade Ripple Counter |

Title | CMOS/BiCMOS->HC/HCT Family |

Description | High Speed CMOS Logic Dual Decade Ripple Counter 16-PDIP -55 to 125 |

Company | Texas Instruments, Inc. |

Status | ACTIVE |

ROHS | Compliant |

Sample | No |

Datasheet | Download CD74HCT390 datasheet |

Cross ref. | Similar parts: SN74LS390D, SN74LS390DR2, SN74LS390J, SN74LS390JD, SN74LS390JDS, SN74LS390JS, SN74LS390N, SN74LS390ND, SN74LS390NDS, SN74LS390NS |

Quote | |

Specifications | |

Type | Decade |

Bits(#) | 4 |

Rating | Catalog |

Schmitt Trigger | No |

Technology Family | HCT |

VCC(Min)(V) | 4.5 |

F @ Nom Voltage(Max)(Mhz) | 25 |

Package Group | PDIP,SOIC |

Output Type | CMOS |

Input Type | TTL |

VCC(Max)(V) | 5.5 |

Output Drive (IOL/IOH)(Max)(mA) | 4/-4 |

Voltage(Nom)(V) | 5 |

Operating Temperature Range(C) | -55 to 125 |

Approx. Price (US$) | 0.19 | 1ku |

ICC @ Nom Voltage(Max)(mA) | 0.08 |

Function | Counter |

tpd @ Nom Voltage(Max)(ns) | 69 |

Pin nb | Package type | Ind std | JEDEC code | Package qty | Carrier | Device mark | Width (mm) | Length (mm) | Thick (mm) | Pitch (mm) |
---|---|---|---|---|---|---|---|---|---|---|

16 | N | PDIP | R-PDIP-T | 25 | TUBE | CD74HCT390E | 6.35 | 19.3 | 3.9 | 2.54 |

Features, Applications |

Data sheet acquired from Harris Semiconductor SCHS185A High Speed CMOS Logic Dual Decade Ripple Counter Description The CD74HC390 and 'HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divideby-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs (nCP0 and nCP1) of each section allow ripple counter or frequency division applications or 100. Each section is triggered by the High-to-Low transition of the input pulses (nCP0 and nCP1). For BCD decade operation, the nQ0 output is connected to the nCP1 input of the divide-by-5 section. For bi-quinary decade operation, the nO3 output is connected to the nCP0 input and nQ0 becomes the decade output. The master reset inputs (1MR and 2MR) are active-High asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A High level on the nMR input overrides the clock and sets the four outputs Low. FeaturesTwo BCD Decade or Bi-Quinary Counters One Package Can Be Configured or 100 Two Master Reset Inputs to Clear Each Decade Counter Individually Fanout (Over Temperature Range) - Standard Outputs. 10 LSTTL Loads - Bus Driver Outputs. 15 LSTTL Loads Wide Operating Temperature Range. to 125oC Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types to 6V Operation - High Noise Immunity: NIL = 30%, NIH 30% of VCC at VCC = 5V HCT Types to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, 1ľA at VOL, VOH PART NUMBER TEMP. RANGE (oC) to 125 PACKAGE 16 Ld PDIP 16 Ld SOIC 16 Ld CERDIP 16 Ld PDIP 16 Ld SOIC 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright TRUTH TABLE INPUTS L H ACTION No Change Count All Qs LowNOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, = Transition from Low to High Level, = Transition from High to Low. NOTE: Output nQ0 connected to nCP1 with counter input on nCP0.NOTE: Output nQ3 connected to nCP0 with counter input on nCP1. |

Some Part number from the same manufacture Texas Instruments, Inc. |

CD74HCT390E ti CD74HCT390, High Speed CMOS Logic Dual Decade Ripple Counter |

CD74HCT393 High Speed CMOS Logic Dual 4-stage Binary Counter |

CD74HCT393E ti CD74HCT393, High Speed CMOS Logic Dual 4-Stage Binary Counter |

CD74HCT40103 High Speed CMOS Logic 8-stage Synchronous Down Counters |

CD74HCT40103E ti CD74HCT40103, High Speed CMOS Logic 8-Stage Synchronous Down Counters |

CD74HCT40105 High Speed CMOS Logic 4-bit X 16-word Fifo Register |

CD74HCT40105E ti CD74HCT40105, High Speed CMOS Logic 4-Bit BY 16-Word Fifo Register |

CD74HCT4020 High Speed CMOS Logic 14-stage Binary Counter |

CD74HCT4020E ti CD74HCT4020, High Speed CMOS Logic 14-Stage Binary Counter |

CD74HCT4024 High Speed CMOS Logic 7-stage Binary Ripple Counter |

CD74HCT4024E ti CD74HCT4024, High Speed CMOS Logic 7-Stage Binary Ripple Counter |

CD74HCT4040 High Speed CMOS Logic 12-stage Binary Counter |

CD74HCT4040E ti CD74HCT4040, High Speed CMOS Logic 12-Stage Binary Counter |

CD74HCT4046A High-speed CMOS Logic Phase-locked-loop With Vco |

CD74HCT4046AE ti CD74HCT4046A, High Speed CMOS Logic Phase-locked-loop With Vco |

CD74HCT4051 High Speed CMOS Logic Analog Multiplexers/ Demultiplexers |

CD74HCT4051E ti CD74HCT4051, High Speed CMOS Logic Analog Multiplexers/demultiplexers |

CD74HCT4052 High Speed CMOS Logic Analog Multiplexers/ Demultiplexers |

CD74HCT4052E ti CD74HCT4052, High Speed CMOS Logic Analog Multiplexers/demultiplexers |

CD74HCT4052SM High Speed CMOS Logic Analog Multiplexers/demultiplexers |

CD74HCT4053 High Speed CMOS Logic Analog Multiplexers/ Demultiplexers |