|Category||Semiconductors => Logic => Specialty Logic => Counter/Arithmetic/Parity Function|
|Part family||CD74HCT390 High Speed CMOS Logic Dual Decade Ripple Counter|
|Description||High Speed CMOS Logic Dual Decade Ripple Counter 16-PDIP -55 to 125|
|Company||Texas Instruments, Inc.|
|Datasheet||Download CD74HCT390 datasheet
|Cross ref.||Similar parts: SN74LS390D, SN74LS390DR2, SN74LS390J, SN74LS390JD, SN74LS390JDS, SN74LS390JS, SN74LS390N, SN74LS390ND, SN74LS390NDS, SN74LS390NS|
|tpd @ Nom Voltage(Max)(ns)||69|
|ICC @ Nom Voltage(Max)(mA)||0.08|
|F @ Nom Voltage(Max)(Mhz)||25|
|Operating Temperature Range(C)||-55 to 125|
|Output Drive (IOL/IOH)(Max)(mA)||4/-4|
|Approx. Price (US$)||0.19 | 1ku|
|Pin nb||Package type||Ind std||JEDEC code||Package qty||Carrier||Device mark||Width (mm)||Length (mm)||Thick (mm)||Pitch (mm)|
|Data sheet acquired from Harris Semiconductor SCHS185A
High Speed CMOS Logic Dual Decade Ripple Counter
The CD74HC390 and 'HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divideby-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs (nCP0 and nCP1) of each section allow ripple counter or frequency division applications or 100. Each section is triggered by the High-to-Low transition of the input pulses (nCP0 and nCP1). For BCD decade operation, the nQ0 output is connected to the nCP1 input of the divide-by-5 section. For bi-quinary decade operation, the nO3 output is connected to the nCP0 input and nQ0 becomes the decade output. The master reset inputs (1MR and 2MR) are active-High asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A High level on the nMR input overrides the clock and sets the four outputs Low.Features
Two BCD Decade or Bi-Quinary Counters One Package Can Be Configured or 100 Two Master Reset Inputs to Clear Each Decade Counter Individually Fanout (Over Temperature Range) - Standard Outputs. 10 LSTTL Loads - Bus Driver Outputs. 15 LSTTL Loads Wide Operating Temperature Range. to 125oC Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types to 6V Operation - High Noise Immunity: NIL = 30%, NIH 30% of VCC at VCC = 5V HCT Types to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, 1µA at VOL, VOH
PART NUMBER TEMP. RANGE (oC) to 125 PACKAGE 16 Ld PDIP 16 Ld SOIC 16 Ld CERDIP 16 Ld PDIP 16 Ld SOIC
1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. CopyrightTRUTH TABLE INPUTS L H ACTION No Change Count All Qs Low
NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, = Transition from Low to High Level, = Transition from High to Low.NOTE: Output nQ0 connected to nCP1 with counter input on nCP0.
NOTE: Output nQ3 connected to nCP0 with counter input on nCP1.
|Some Part number from the same manufacture Texas Instruments, Inc.|
|CD74HCT390E ti CD74HCT390, High Speed CMOS Logic Dual Decade Ripple Counter|
|CD74HCT393 High Speed CMOS Logic Dual 4-stage Binary Counter|
|CD74HCT393E ti CD74HCT393, High Speed CMOS Logic Dual 4-Stage Binary Counter|
|CD74HCT40103 High Speed CMOS Logic 8-stage Synchronous Down Counters|
|CD74HCT40103E ti CD74HCT40103, High Speed CMOS Logic 8-Stage Synchronous Down Counters|
|CD74HCT40105 High Speed CMOS Logic 4-bit X 16-word Fifo Register|
|CD74HCT40105E ti CD74HCT40105, High Speed CMOS Logic 4-Bit BY 16-Word Fifo Register|
|CD74HCT4020 High Speed CMOS Logic 14-stage Binary Counter|
|CD74HCT4020E ti CD74HCT4020, High Speed CMOS Logic 14-Stage Binary Counter|
|CD74HCT4024 High Speed CMOS Logic 7-stage Binary Ripple Counter|
|CD74HCT4024E ti CD74HCT4024, High Speed CMOS Logic 7-Stage Binary Ripple Counter|
|CD74HCT4040 High Speed CMOS Logic 12-stage Binary Counter|
|CD74HCT4040E ti CD74HCT4040, High Speed CMOS Logic 12-Stage Binary Counter|
|CD74HCT4046A High-speed CMOS Logic Phase-locked-loop With Vco|
|CD74HCT4046AE ti CD74HCT4046A, High Speed CMOS Logic Phase-locked-loop With Vco|
|CD74HCT4051 High Speed CMOS Logic Analog Multiplexers/ Demultiplexers|
|CD74HCT4051E ti CD74HCT4051, High Speed CMOS Logic Analog Multiplexers/demultiplexers|
|CD74HCT4052 High Speed CMOS Logic Analog Multiplexers/ Demultiplexers|
|CD74HCT4052E ti CD74HCT4052, High Speed CMOS Logic Analog Multiplexers/demultiplexers|
|CD74HCT4052SM High Speed CMOS Logic Analog Multiplexers/demultiplexers|
|CD74HCT4053 High Speed CMOS Logic Analog Multiplexers/ Demultiplexers|
54ABT574E/883 : Octal D-type Flip-flop With Tri-state Outputs. 54ABT574 Octal D-Type Flip-Flop with TRI-STATE Outputs 54ABT574 Octal D-Type Flip-Flop with TRI-STATE ® Outputs The is an octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition. The device is functionally.
54ACT573 : Military/Aerospace->FACT ACT. 54ACT573 - Octal Latch With Tri-state Outputs, Package: Lcc, Pin Nb=20.
74AHC125 : 74AHC125; 74AHCT125; Quad Buffer/line Driver; 3-state;; Package: SOT108-1 (SO14), SOT402-1 (TSSOP14).
74ALVT16652 : Registered transceivers. 74ALVT16652; 2.5V/3.3V 16-bit Bus Transceiver/register (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56).
74FST32XL384 : 20-Bit Bus Switch. Bus switches provide zero delay paths Low switch on-resistance; 5 TTL-compatible input and output levels ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) Available in SSOP and TSSOP packages The FST32XL384 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without.
ACS11D : Radiation Hardened Triple 3-input And Gate. The Radiation Hardened is a Triple 3-Input AND Gate. When all three inputs to one of the gates are at a HIGH level, the corresponding Y output will be HIGH. A LOW level on any input will cause the output for that gate to be LOW. All inputs are buffered and the outputs are designed for balanced propagation delay and transition times. The ACS11MS is fabricated.
AVGDV74LS155N : Dual 1 4 Decoder/Demultiplexer, Plastic Dip, Through Hole.
CD74HCT157 : Multiplexers->CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Quad 2-input Multiplexers.
HCC4096B : Gate J-k Master-slave Flip-flops. 16 MHz TOGGLE RATE (typ.) AT VDD - VSS = 10V GATED INPUTS QUIESCENT CURRENT SPECIFIED TO 20v FOR HCC DEVICE 5V, 10V AND 15V PARAMETRIC RATINGS INPUT CURRENTOF AT 18V AND 25oC FOR HCC DEVICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD 13 A, "STANDARD S FOR OF B SERIES CMOS DEVICES" inputs is transferred to the Q and Q outputs.
IN74AC32D : Quad 2-Input OR GATE 14. The IN74AC32 is identical in pinout to the LS/ALS32, HC/HCT32. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs. Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 6.0 V Low Input Current: 1.0 µA; @ 25°C High Noise Immunity Characteristic of CMOS Devices.
MC74AC74 : CMOS/BiCMOS->AC/ACT Family. Dual D Type Positive Edge Triggered Flip Flop.
MM74HCU04 : CMOS/BiCMOS->HC/HCT Family. Hex Inverter. The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. The is an unbuffered inverter. It has high noise immunity and the ability to drive 15 LS-TTL loads. The 74HCU logic family is functionally as well as pin-out compatible.
SN74LVCH162244ADGG : 16-bit Buffer/driver With 3-state Outputs. Member of the Texas Instruments Widebus TM Family EPIC TM (Enhanced-Performance Implanted CMOS) Submicron Process Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Power Off Disables Outputs, Permitting Live.
EPF10K200EBC600-1N : LOADABLE PLD, 0.4 ns, PBGA600. s: Package Type: Other, 45 X 45 MM, 1.27 MM PITCH, BGA-600 ; Pins: 600 ; Logic Family: CMOS ; User I/Os: 470 pins ; Propagation Delay: 0.4000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Supply Voltage: 2.5V.