|
Details, datasheet, quote on part number:SN100KT5540
| |
Datasheet text preview:
SN100KT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS005 DECEMBER 1989
· · · · · ·
100K Compatible Inverting Outputs ECL and TTL Control Inputs Flow-Through Architecture Optimizes PCB Layout Center Pin VCC, VEE, and GND Configurations Minimize High-Speed Switching Noise Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs
R NT PACKAGE (T0P VIEW)
Y1 Y2 Y3 Y4 VCC GND GND GND Y5 Y6 Y7 Y8
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 19 18 17 16 15 14 13
A1 A2 A3 A4 OE2 (TTL) VEE GND OE1 (ECL) A5 A6 A7 A8
description
This octal ECL-to-TTL translator is designed to provide a efficient translation between a 100K ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters. Two output pins, OE1 and OE2, are provided. These control inputs are ANDed together with OE1 being ECL compatible and OE2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment. The SN100KT5540 is characterized for operation from 0°C to 85°C.
FUNCTION TABLE OUTPUT ENABLE OE1 X H L L OE2 H X L L DATA INPUT A X X L H OUTPUT TTL Y Z Z H L
logic symbol
OE1 OE2 17 20 1 Y1 2 Y2 3 Y3 4 Y4 9 Y5 10 Y6 11 Y7 12 Y8 ECL/TTL & EN
A1 24 23 A2 22 A3 21 A4 16 A5 15 A6 14 A7 13 A8
ECL/TTL
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright © 1989, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
1
SN100KT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS005 DECEMBER 1989
logic diagram (positive logic)
A1 24 ECL/TTL 1 Y1 2 Y2
23 A2 22
ECL/TTL
A3
ECL/TTL
3
Y3
A4
21
ECL/TTL
4
Y4
OE1 OE2
17 20
ECL/TTL
A5
16
ECL/TTL
9
Y5 Y6
15 A6 14
ECL/TTL
10
A7
ECL/TTL
11
Y7 Y8
A8
13
ECL/TTL
12
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Supply voltage range, VEE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V to 0 V Input voltage range: TTL (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2 V to 7 V ECL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VEE to 0 V Voltage applied to any output in the high state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to VCC Voltage applied to any output in the disabled or power-off state . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 5.5 V Input current range (TTL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA to 5 mA Current into any output in the low state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 85°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN100KT5540 OCTAL ECL-TO-TTL TRANSLATOR WITH 3-STATE OUTPUTS
SDZS005 DECEMBER 1989
recommended operating conditions
MIN VCC VEE VIH VIL VIH VIL IIK IOH TTL supply voltage ECL supply voltage TTL high-level input voltage TTL low-level input voltage ECL high-level input voltage ECL low-level input voltage TTL input clamp current High-level output current 1150 1810 4.5 4.2 2 0.8 840 1490 18 15 NOM 5 4.5 MAX 5.5 4.8 UNIT V V V V mV mV mA mA
IOL Low-level output current 48 mA TA Operating free-air temperature 0 85 °C The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK VOH VOL II IIH IIL IIH IIL IOZH IOZL IOS§ ICCH ICCL ICCZ IEE Ci OE2 only OE2 only OE2 only Data inputs and OE1 Data inputs and OE1 OE2 only VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5 V, VCC = 5 V, TEST CONDITIONS VEE = 4.2 V, VEE = 4.5 V ± 0.3 V, VEE = 4.5 V ± 0.3 V, VEE = 4.5 V ± 0.3 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V, VEE = 4.8 V VEE = 4.8 V VEE = 4.8 V VEE = 4.8 V VEE = 4.5 V VEE = 4.5 V II = 18 mA IOH = 3 mA IOH = 15 mA IOL = 48 mA VI = 7 V VI = 2.7 V VI = 0.5 V VIH = 840 mV VIL = 1810 mV VO = 2.7 V VO = 0.5 V VO = 0 V 0.50 50 50 100 67 84 81 22 5 7 225 97 120 116 33 MIN 2.4 2 TYP 3.3 3.1 0.38 0.55 0.1 20 0.5 350 V V mA µA mA µA µA µA µA mA mA mA mA mA pF pF MAX 1.2 UNIT V
Co All typical values are at VCC = 5 V, VEE = 4.5 V, TA = 25°C. § Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
|
|
