Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:SN54ALS139J
 
 
Part:SN54ALS139J
Category:Logic => Decoders/Demultiplexers => Decoders
Description:ti SN54ALS139, Dual 2-Line to 4-Line Decoders/demultiplexers
Company:Texas Instruments, Inc.
Datasheet:Download SN54ALS139J datasheet   File size : 87 kB
Request For quote:  Find where to buy SN54ALS139J
 



Datasheet text preview:
SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SDAS204A ­ APRIL 1982 ­ REVISED DECEMBER 1994

· · ·

Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Two Enable Inputs to Simplify Cascading and /or Data Reception Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

SN54ALS139 . . . J PACKAGE SN74ALS139 . . . D OR N PACKAGE (TOP VIEW)

description
The ALS139 are dual 2-line to 4-line decoders/demultiplexers designed for use in high-performance memory-decoding or datarouting applications requiring very short propagation delay times. In high-performance memory systems, these devices can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. Therefore, the effective system delay introduced by the Schottky-clamped system decoder is negligible.

1G 1A 1B 1Y0 1Y1 1Y2 1Y3 GND

1 2 3 4 5 6 7 8

16 15 14 13 12 11 10 9

VCC 2G 2A 2B 2Y0 2Y1 2Y2 2Y3

SN54ALS139 . . . FK PACKAGE (TOP VIEW)

1B 1Y0 NC 1Y1 1Y2

4 5 6 7 8

3 2 1 20 19 18 17 16 15 14 9 10 11 12 13

1A 1G NC VCC 2G 2A 2B NC 2Y0 2Y1
OUTPUTS Y0 H L H H H Y1 H H L H H Y2 H H H L H Y3 H H H H L
Copyright © 1994, Texas Instruments Incorporated

The ALS139 comprise two individual 2-line to 4-line decoders in a single package. The NC ­ No internal connection active-low enable (G) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line ringing and simplify system design. The SN54ALS139 is characterized for operation over the full military temperature range of ­ 55°C to 125°C. The SN74ALS139 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE INPUTS ENABLE G H L L L L SELECT B X L L H H A X L H L H

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303

· DALLAS, TEXAS 75265

1Y3 GND NC 2Y3 2Y2

1

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SDAS204A ­ APRIL 1982 ­ REVISED DECEMBER 1994

logic symbols (alternatives)
1A 1B 1G 2 3 1 EN X/Y 1 0 1 2 3 2A 2B 2G 14 13 15 4 5 6 7 12 11 10 9 1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 2Y2 2Y3 2A 2B 2G 14 13 15 1A 1B 1G 2 3 1 0 1 DMUX 0 G 3 0 1 2 3 4 5 6 7 12 11 10 9 1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 2Y2 2Y3

These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)
4 Enable 1G 1 5 1Y1 1Y0

6 1A Select Inputs 1B 2 7

1Y2

3

1Y3 Data Outputs

12 Enable 2G 15 11

2Y0

2Y1

10 2A Select Inputs 2B 14 9

2Y2

13

2Y3

Pin numbers shown are for the D, J, and N packages.

2

POST OFFICE BOX 655303

· DALLAS, TEXAS 75265

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SDAS204A ­ APRIL 1982 ­ REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Operating free-air temperature range, TA: SN54ALS139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ­ 55°C to 125°C SN74ALS139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ­ 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions
SN54ALS139 MIN VCC VIH VIL IOH IOL TA Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Operating free-air temperature ­ 55 4.5 2 0.7 ­ 0.4 4 125 0 NOM 5 MAX 5.5 SN74ALS139 MIN 4.5 2 0.8 ­ 0.4 8 70 NOM 5 MAX 5.5 UNIT V V V mA mA °C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK VOH VOL II IIH IIL IO§ TEST CONDITIONS CONDITIONS VCC = 4.5 V, VCC = 4.5 V to 5.5 V, VCC = 4 5 V 4.5 VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, II = ­ 18 mA IOH = ­ 0.4 mA IOL = 4 mA IOL = 8 mA VI = 7 V VI = 2.7 V VI = 0.4 V VO = 2.25 V ­ 20 MIN SN54ALS139 TYP MAX ­ 1.2 VCC ­ 2 0.25 0.4 0.1 20 ­ 0.1 ­ 112 ­ 30 VCC ­ 2 0.25 0.35 0.4 0.5 0.1 20 ­ 0.1 ­ 112 MIN SN74ALS139 TYP MAX ­ 1.2 UNIT V V V mA µA mA mA

ICC VCC = 5.5 V 8 13 8 13 mA All typical values are at VCC = 5 V, TA = 25°C. § The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)
VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 , TA = MIN to MAX¶ SN54ALS139 SN74ALS139 MIN tPLH tPHL tPLH tPHL A or B or G Y Y 3 3 3 3 MAX 17 17 17 18 MIN 3 3 3 3 MAX 14 14 14 15 ns ns

PARAMETER

FROM (INPUT)

TO (OUTPUT)

UNIT

¶ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

POST OFFICE BOX 655303

· DALLAS, TEXAS 75265

3

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SDAS204A ­ APRIL 1982 ­ REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7V VCC S1 RL From Output Under Test CL (see Note A) RL Test Point R1 From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R2 Test Point RL = R1 = R2

LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS

LOAD CIRCUIT FOR 3-STATE OUTPUTS

Timing Input tsu Data Input 1.3 V

3.5 V 1.3 V 0.3 V th 3.5 V 1.3 V 0.3 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

High-Level Pulse

3.5 V 1.3 V tw 1.3 V 0.3 V

Low-Level Pulse

3.5 V 1.3 V 1.3 V 0.3 V VOLTAGE WAVEFORMS PULSE DURATIONS

Output Control (low-level enabling) tPZL Waveform 1 S1 Closed (see Note B)

3.5 V 1.3 V 1.3 V 0.3 V tPLZ 1.3 V VOL 0.3 V VOH 1.3 V 0.3 V 3.5 V Input tPLH In-Phase Output 1.3 V 1.3 V 1.3 V 0.3 V tPHL VOH 1.3 V VOL tPLH VOH 1.3 V VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES 1.3 V VOL

[3.5 V

tPHZ tPZH Waveform 2 S1 Open (see Note B)

tPHL Out-of-Phase Output (see Note C)

[0 V

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

4

POST OFFICE BOX 655303

· DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated