|
Details, datasheet, quote on part number:SN54HC240J
| |
| Part: | SN54HC240J |
| Category: | Logic => Buffers/Drivers => Inverting Buffers and Drivers |
| Description: | ti SN54HC240, Octal Buffers And Line Drivers With 3-State Outputs |
| Company: | Texas Instruments, Inc. |
| Datasheet: | Download SN54HC240J datasheet File size : 349 kB |
| Request For quote: | Find where to buy SN54HC240J
|
| |
Datasheet text preview:
SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
SCLS128D - DECEMBER 1982 - REVISED AUGUST 2003
D Wide Operating Voltage Range of 2 V to 6 V D High-Current Outputs Drive Up To 15
LSTTL Loads
D Low Power Consumption, 80-µA Max ICC D Typical tpd = 9 ns
SN54HC240 . . . J OR W PACKAGE SN74HC240 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)
D ±6-mA Output Drive at 5 V D Low Input Current of 1 µA Max D 3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
SN54HC240 . . . FK PACKAGE (TOP VIEW)
2Y 4 1A 1 1OE VCC 1A2 2Y3 1A3 2Y2 1A4
1OE 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCC 2OE 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1
4 5 6 7 8
3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
2OE 1Y1 2A4 1Y2 2A3 1Y3
description/ordering information
These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. ORDERING INFORMATION
TA PDIP - N SOIC - DW -40°C to 85°C SOP - NS SSOP - DB PACKAGE Tube of 20 Tube of 25 Reel of 2000 Reel of 2000 Reel of 2000 Tube of 70 TSSOP - PW CDIP - J -55°C to 125 C 125°C CFP - W LCCC - FK Reel of 2000 Reel of 250 Tube of 20 Tube of 85 Tube of 55 ORDERABLE PART NUMBER SN74HC240N SN74HC240DW SN74HC240DWR SN74HC240NSR SN74HC240DBR SN74HC240PW SN74HC240PWR SN74HC240PWT SNJ54HC240J SNJ54HC240W SNJ54HC240FK SNJ54HC240J SNJ54HC240W HC240 HC240 HC240 HC240 TOP-SIDE MARKING SN74HC240N
SNJ54HC240FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
On products compliant to MIL PRF 38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
Copyright 2003, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
2Y1 GND 2A1 1Y4 2A2
1
SCLS128D - DECEMBER 1982 - REVISED AUGUST 2003
SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
FUNCTION TABLE (each buffer/driver) INPUTS OE L L H A H L X OUTPUT Y L H Z
logic diagram (positive logic)
1OE 1 2OE 18 19
1A1
2
1Y1
2A1
11
9
2Y1
1A2
4
16
1Y2
2A2
13
7
2Y2
1A3
6
14
1Y3
2A3
15
5
2Y3
1A4
8
12
1Y4
2A4
17
3
2Y4
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Input clamp current, IIK (VI VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Output clamp current, IOK (VO VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±35 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±70 mA Package thermal impedance, JA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
SCLS128D - DECEMBER 1982 - REVISED AUGUST 2003
recommended operating conditions (see Note 3)
SN54HC240 MIN VCC VIH Supply voltage VCC = 2 V VCC = 4.5 V VCC = 6 V VCC = 2 V VIL VI VO t/v Low-level input voltage Input voltage Output voltage VCC = 2 V VCC = 4.5 V VCC = 6 V VCC = 4.5 V VCC = 6 V 0 0 2 1.5 3.15 4.2 0.5 1.35 1.8 VCC VCC 1000 500 400 0 0 NOM 5 MAX 6 SN74HC240 MIN 2 1.5 3.15 4.2 0.5 1.35 1.8 VCC VCC 1000 500 400 ns V V V V NOM 5 MAX 6 UNIT V
High-level input voltage
Input transition rise/fall time
TA Operating free-air temperature -55 125 -40 85 °C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS VCC 2V IOH = -20 µA VOH VI = VIH or VIL IOH = -6 mA IOH = -7.8 mA IOL = 20 µA VOL VI = VIH or VIL IOL = 6 mA IOL = 7.8 mA II IOZ ICC Ci VI = VCC or 0 VO = VCC or 0 VI = VCC or 0, IO = 0 4.5 V 6V 4.5 V 6V 2V 4.5 V 6V 4.5 V 6V 6V 6V 6V 2 V to 6 V 3 TA = 25°C MIN TYP MAX 1.9 4.4 5.9 3.98 5.48 1.998 4.499 5.999 4.3 5.8 0.002 0.001 0.001 0.17 0.15 ±0.1 ±0.01 0.1 0.1 0.1 0.26 0.26 ±100 ±0.5 8 10 SN54HC240 MIN 1.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 ±1000 ±10 160 10 MAX SN74HC240 MIN 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.33 0.33 ±1000 ±5 80 10 nA µA µA pF V V MAX UNIT
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
SCLS128D - DECEMBER 1982 - REVISED AUGUST 2003
SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) TO (OUTPUT) VCC 2V tpd A Y 4.5 V 6V 2V ten OE Y 4.5 V 6V 2V tdis OE Y 4.5 V 6V 2V tt Y 4.5 V 6V MIN TA = 25°C TYP MAX 50 10 9 75 15 13 44 22 21 28 8 6 100 20 17 150 30 26 150 30 26 60 12 10 SN54HC240 MIN MAX 150 30 25 225 45 38 225 45 38 90 18 15 SN74HC240 MIN MAX 125 25 21 190 38 32 190 38 32 75 15 13 ns ns ns ns UNIT
switching characteristics over recommended operating free-air temperature range, CL = 150 pF (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) TO (OUTPUT) VCC 2V tpd A Y 4.5 V 6V 2V ten OE Y 4.5 V 6V 2V tt Y 4.5 V 6V TA = 25°C MIN TYP MAX 75 15 13 100 20 17 45 17 13 150 30 26 200 40 34 210 42 36 SN54HC240 MIN MAX 225 45 38 300 60 51 315 63 53 SN74HC240 MIN MAX 190 38 32 250 50 43 265 53 45 ns ns ns UNIT
operating characteristics, TA = 25°C
PARAMETER Cpd Power dissipation capacitance per buffer/driver TEST CONDITIONS No load TYP 35 UNIT pF
4
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN54HC240, SN74HC240 OCTAL BUFFERS AND LINE DRIVERS WITH 3 STATE OUTPUTS
SCLS128D - DECEMBER 1982 - REVISED AUGUST 2003
PARAMETER MEASUREMENT INFORMATION
VCC PARAMETER Test Point S1 RL ten tPZH tPZL tPHZ tPLZ 1 k RL CL 50 pF or 150 pF 50 pF 50 pF or 150 pF S1 Open Closed Open Closed -- Open S2 Closed Open Closed Open Open
From Output Under Test CL (see Note A)
S2
tdis
1 k
tpd or tt LOAD CIRCUIT VCC Input 50% tPLH In-Phase Output 50% 10% tPHL Out-of-Phase Output 90% 50% 10% tf 90% tr tPLH 50% 10% 90% tr VOH VOL 50% 0V tPHL 90% VOH 50% 10% V OL tf
Output Control (Low-Level Enabling) tPZL Output Waveform 1 (See Note B) tPZH
VCC 50% 50% 0V tPLZ VCC 50% 10% tPHZ 50% 90% VOH 0 V VCC VOL
VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES VCC 50% 10% 0 V tf
Input
50% 10%
90%
90%
Output Waveform 2 (See Note B)
tr VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES
VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS
NOTES: A. CL includes probe and test-fixture capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr = 6 ns, tf = 6 ns. D. The outputs are measured one at a time with one input transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. tPLH and tPHL are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
5
|
|
