|
Details, datasheet, quote on part number:SN54HC7002FK
| |
Datasheet text preview:
SN54HC7002, SN74HC7002 QUADRUPLE POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS
SCLS033C MARCH 1984 REVISED MAY 1997
D D D D
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs
SN54HC7002 . . . J OR W PACKAGE SN74HC7002 . . . D OR N PACKAGE (TOP VIEW)
1A 1B 1Y 2A 2B 2Y GND
1 2 3 4 5 6 7
14 13 12 11 10 9 8
VCC 4B 4A 4Y 3B 3A 3Y
description
In these devices, each circuit functions as a quadruple NOR gate. They perform the Boolean function Y = A · B or Y = A + B in positive logic. However, because of the Schmitt action, the inputs have different input threshold levels for positive- and negative-going signals. These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals. The SN54HC7002 is characterized for operation over the full military temperature range of 55°C to 125°C. The SN74HC7002 is characterized for operation from 40°C to 85°C.
FUNCTION TABLE (each gate) INPUTS A H X L B X H L OUTPUT Y L L H SN54HC7002 . . . FK PACKAGE (TOP VIEW)
1B 1A NC VCC 4B 1Y NC 2A NC 2B
4 5 6 7 8 3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
4A NC 4Y NC 3B
NC No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 1997, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
2Y GND NC 3Y 3A
1
SN54HC7002, SN74HC7002 QUADRUPLE POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS
SCLS033C MARCH 1984 REVISED MAY 1997
logic symbol
1A 1B 2A 2B 3A 3B 4A 4B 1 2 4 5 9 10 12 13 11 4Y 8 3Y 6 2Y 1 3 1Y
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.
logic diagram (positive logic)
A Y B
absolute maximum ratings over operating free-air temperature range
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Input clamp current, IIK (VI VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Output clamp current, IOK (VO VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA Package thermal impedance, JA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127°C/W N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN54HC7002, SN74HC7002 QUADRUPLE POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS
SCLS033C MARCH 1984 REVISED MAY 1997
recommended operating conditions
SN54HC7002 MIN VCC VIH Supply voltage High-level input voltage VCC = 2 V VCC = 4.5 V VCC = 6 V VCC = 2 V VIL VI VO TA Low-level input voltage Input voltage Output voltage Operating free-air temperature VCC = 4.5 V VCC = 6 V 2 1.5 3.15 4.2 0 0 0 0 0 55 0.5 1.35 1.8 VCC VCC 125 NOM 5 MAX 6 SN74HC7002 MIN 2 1.5 3.15 4.2 0 0 0 0 0 40 0.5 1.35 1.8 VCC VCC 85 V V °C V V NOM 5 MAX 6 UNIT V
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS CONDITIONS VCC 2V IOH = 20 µA VOH VI = VIH or VIL IOH = 4 mA IOH = 5.2 mA IOL = 20 µA VOL VI = VIH or VIL IOL = 4 mA IOL = 5.2 mA VT+ 4.5 V 6V 4.5 V 6V 2V 4.5 V 6V 4.5 V 6V 2V 4.5 V 6V 2V VT 4.5 V 6V 2V VT+ VT II ICC Ci VI = VCC or 0 VI = VCC or 0, 4.5 V 6V 6V IO = 0 6V 2 V to 6 V 3 0.7 1.55 2.1 0.3 0.9 1.2 0.2 0.4 0.5 MIN 1.9 4.4 5.9 3.98 5.48 TA = 25°C TYP MAX 1.998 4.499 5.999 4.3 5.8 0.002 0.001 0.001 0.17 0.15 1.2 2.5 3.3 0.6 1.6 2 0.6 0.9 1.3 ±0.1 0.1 0.1 0.1 0.26 0.26 1.5 3.15 4.2 1 2.45 3.2 1.2 2.1 2.5 ±100 2 10 0.7 1.55 2.1 0.3 0.9 1.2 0.2 0.4 0.5 SN54HC7002 MIN 1.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 1.5 3.15 4.2 1 2.45 3.2 1.2 2.1 2.5 ±1000 40 10 0.7 1.55 2.1 0.3 0.9 1.2 0.2 0.4 0.5 MAX SN74HC7002 MIN 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.33 0.33 1.5 3.15 4.2 1 2.45 3.2 1.2 2.1 2.5 ±1000 20 10 nA µA pF V V V V V MAX UNIT
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
|
|
