|
Details, datasheet, quote on part number:SN65HVD232QDR
| |
Datasheet text preview:
SN65HVD230Q-Q1 SN65HVD231Q-Q1 SN65HVD232Q-Q1
SGLS117C JUNE 2001 REVISED JUNE 2002
3.3-V CAN TRANSCEIVERS
FEATURES
D Low-Current SN65HVD231Q Sleep Mode
0.1 µA Typical
D Qualification in Accordance With AEC-Q100 D Qualified for Automotive Applications D Customer-Specific Configuration Control Can D D D D D D D D
Be Supported Along With Major-Change Approval ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Operates With a 3.3-V Supply Low Power Replacement for the PCA82C250 Footprint Bus/Pin ESD Protection Exceeds 15-kV HBM Controlled Driver Output Transition Times for Improved Signal Quality on the SN65HVD230Q and SN65HVD231Q Unpowered Node Does Not Disturb the Bus Compatible With the Requirements of the ISO 11898 Standard Low-Current SN65HVD230Q Standby Mode 370 µA Typical
D Designed for Signaling Rates Up To D D
1 Megabit/Second (Mbps) Thermal Shutdown Protection Open-Circuit Fail-Safe Design
SN65HVD230QD SN65HVD231QD (TOP VIEW)
D GND VCC R
1 2 3 4
8 7 6 5
RS CANH CANL Vref
SN65HVD232QD (TOP VIEW)
Contact factory for details. Q100 qualification data available on request.
D GND VCC R
1 2 3 4
8 7 6 5
NC CANH CANL NC
NC No internal connection
logic diagram (positive logic)
SN65HVD230Q, SN65HVD231Q Logic Diagram (Positive Logic) VCC D RS R 3 5 Vref D 1 8 4 7 6 CANH CANL R 4 7 6 CANH CANL SN65HVD232Q Logic Diagram (Positive Logic)
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 2002, Texas Instruments Incorporated
www.ti.com
1
SN65HVD230Q-Q1 SN65HVD231Q-Q1 SN65HVD232Q-Q1
SGLS117C JUNE 2001 REVISED JUNE 2002
DESCRIPTION
The SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers, or with equivalent devices. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps. Designed for operation in especially-harsh environments, these devices feature cross-wire protection, loss-of-ground and overvoltage protection, overtemperature protection, as well as wide common-mode range. The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications. It operates over a 2-V to 7-V common-mode range on the bus, and it can withstand common-mode transients of ± 25 V. On the SN65HVD230Q and SN65HVD231Q, RS (pin 8) provides three different modes of operation: high-speed, slope control, and low-power modes. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch on and off as fast as possible with no limitation on the rise and fall slopes. The rise and fall slopes can be adjusted by connecting a resistor to ground at pin 8, since the slope is proportional to the pin's output current. This slope control is implemented with external resistor values of 10 k, to achieve a 15-V/µs slew rate, to 100 k, to achieve a 2-V/µs slew rate. The circuit of the SN65HVD230Q enters a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to RS (pin 8). The DSP controller reverses this low-current standby mode when a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both the driver and the receiver are switched off in the SN65HVD231Q when a high logic level is applied to RS (pin 8) and remain in this sleep mode until the circuit is reactivated by a low logic level on RS. The Vref (pin 5 on the SN65HVD230Q and SN65HVD231Q) is available as a VCC/2 voltage reference. The SN65HVD232Q is a basic CAN transceiver with no added options; pins 5 and 8 are NC, no connection.
AVAILABLE OPTIONS FUNCTION NUMBER '230 '231 '232 LOW POWER MODE 370-µA standby mode 10-µA sleep mode No standby or sleep mode Q100 No No No Yes Yes Yes 40°C t to 125°C TA 40°C t to 125°C INTEGRATED SLOPE CONTROL Yes Yes No Vref PIN Yes Yes No MARKED AS: HV230Q HV231Q HV232Q 230Q1 231Q1 232Q1
PART NUMBER SN65HVD230QD SN65HVD231QD SN65HVD232QD SN65HVD230QDQ1 SN65HVD231QDQ1 SN65HVD232QDQ1
The D package is available taped and reeled. Add the suffix R to device type (e.g., SN65HVD230QDRQ1).
2
www.ti.com
SN65HVD230Q-Q1 SN65HVD231Q-Q1 SN65HVD232Q-Q1
SGLS117C JUNE 2001 REVISED JUNE 2002
Function Tables
DRIVER (SN65HVD230Q, SN65HVD231Q) OUTPUTS INPUT D L H Open X V(Rs) < 1.2 V 12 X RS CANH H Z Z CANL L Z Z BUS STATE STATE Dominant Recessive Recessive Recessive
V(Rs) > 0.75 VCC Z Z H = high level; L = low level; X = irrelevant; ? = indeterminate DRIVER (SN65HVD232Q) OUTPUTS INPUT D L H Open CANH H Z Z CANL L Z Z
BUS STATE STATE Dominant Recessive Recessive
H = high level; L = low level RECEIVER (SN65HVD230Q) DIFFERENTIAL INPUTS VID 0.9 V 0.5 V < VID < 0.9 V VID 0.5 V Open RS X X X X OUTPUT R L ? H H
H = high level; L = low level; X = irrelevant; ? = indeterminate RECEIVER (SN65HVD231Q) DIFFERENTIAL INPUTS VID 0.9 V 0.5 V 0.75 VCC 1.2 V < V(Rs) < 0.75 VCC X OUTPUT R L ? H H ? H
H = high level; L = low level; X = irrelevant; ? = indeterminate RECEIVER (SN65HVD232Q) DIFFERENTIAL INPUTS VID 0.9 V 0.5 V < VID < 0.9 V VID 0.5 V Open OUTPUT R L ? H H
H = high level; L = low level; X = irrelevant; ? = indeterminate
www.ti.com
3
|
|
