Details, datasheet, quote on part number: SN7407
PartSN7407
CategorySemiconductors => Logic => Buffer/Driver/Transceiver => Non-Inverting Buffer/Driver
Part familySN7407 Hex Buffers/Drivers With Open-Collector High-Voltage Outputs
TitleBipolar->TTL Family
DescriptionHex Buffers/Drivers With Open-Collector High-Voltage Outputs 14-SOIC 0 to 70
CompanyTexas Instruments, Inc.
StatusACTIVE
ROHSY
SampleNo
DatasheetDownload SN7407 datasheet
Cross ref.Similar parts: SN74LS04N, SN74LS86D, SN74LS00D, SN74LS00DR2, SN74LS01D, SN74LS01DR2, SN74LS01J, SN74LS01JD, SN74LS01JDS, SN74LS01JS
Quote
Find where to buy
 
Specifications 
Operating Temperature Range(C)0 to 70
Approx. Price (US$)0.28 | 1ku
RatingCatalog
Schmitt TriggerNo
Technology FamilyTTL
tpd @ Nom Voltage(Max)(ns)30
VCC(Max)(V)5.25
Voltage(Nom)(V)5
Package GroupPDIP,SO,SOIC
Output Drive (IOL/IOH)(Max)(mA)- /40
VCC(Min)(V)4.75
Bits(#)6
F @ Nom Voltage(Max)(Mhz)75
ICC @ Nom Voltage(Max)(mA)0.041
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
14DSOICR-PDSO-G50TUBE7407 3.918.651.581.27

 

Features, Applications

D Convert TTL Voltage Levels to MOS Levels D High Sink-Current Capability D Input Clamping Diodes Simplify System D

Design Open-Collector Driver for Indicator Lamps and Relays Inputs Fully Compatible With Most TTL Circuits

These TTL hex buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving high-current loads (such as lamps or relays), and also are characterized for use as buffers for driving TTL inputs. The SN5407 and SN7407 have minimum breakdown voltages 30 V, and the SN5417 and SN7417 have minimum breakdown voltages 15 V. The maximum sink current 30 mA for the SN5407 and SN5417 and 40 mA for the SN7407 and SN7417. These devices perform the Boolean function A in positive logic. These circuits are completely compatible with most TTL families. Inputs are diode clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 145 mW, and average propagation delay time is 14 ns. ORDERING INFORMATION

TA PACKAGE Tube Tape and reel SOIC to 70°C PDIP ­ N SOP ­ NS CDIP to 125°C CFP T be Tube Tape and reel T be Tube Tape and reel T be Tube ORDERABLE PART NUMBER SNJ5417W 7407 TOP-SIDE MARKING

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

logic diagram, each buffer/driver (positive logic)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

On products compliant to MILPRF38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC. 7 V Input voltage range, VI (see Note 5.5 V Output voltage, VO (see Notes 1 and 15 V Package thermal impedance, JA (see Note 3): D package. 86°C/W N package. 80°C/W NS package. 76°C/W Storage temperature range, Tstg. to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. This is the maximum voltage that should be applied to any output when is in the off state. 3. The package thermal impedance is calculated in accordance with JESD 51-7.

MIN SN5407, SN5417 VCC VIH VIL VOH IOL TA S ppl voltage Supply oltage High-level input voltage Low-level input voltage SN5407, SN7407 High le el output High-level tp t voltage oltage Low level output current Low-level Operating free-air free air temperature temperat °C V NOM 5 MAX 5.25 V UNIT

NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER VIK IOH VCC = MIN, VCC = MIN, MIN TEST CONDITIONS ­12 mA VIH 2 V VOH (SN5407, SN7407) VOH (SN5417, SN7417) IOL 16 mA IOL (SN5407, SN5417) IOL (SN7407, SN7417) MIN TYP MAX V mA UNIT V

ICCL VCC = MAX 21 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at VCC = 25°C.

PARAMETER tPLH tPHL tPLH tPHL FROM (INPUT) A TO (OUTPUT) Y TEST CONDITIONS 50 pF MIN TYP 6 20 MAX ns UNIT


 

Some Part number from the same manufacture Texas Instruments, Inc.
SN7407D ti SN7407, Hex Buffers/drivers With Open-collector High-voltage Outputs
SN7408 Quadruple 2-input Positive-and Gates
SN7408N ti SN7408, Quad 2-input Positive-and Gates
SN7409 Quadruple 2-input Positive-and Gates With Open-collector Outputs
SN7409N ti SN7409, Quad 2-input Positive-and Gates With Open Collector Outputs
SN7410 Triple 3-input NAND Gate
SN74107 Dual J-k M/s Flip-flop With Clear
SN74107D Dual J-k Flip-flops With Clear
SN74107N ti SN74107, Dual J-k Flip-flops With Clear
SN74109 Dual J-k Positive-edge-triggered Flip-flops With Preset And Clear
SN74109N ti SN74109, Dual J-/k Positive-edge-triggered Flip-flops With Clear And Preset
SN7410N ti SN7410, Triple 3-input Positive-nand Gates
SN74111 Dual J-k Master-slave Flip-flops With Data Lockout
SN74111N ti SN74111, Dual J-k Positive-edge-triggered Flip-flops With Clear And Preset
SN74116N ti SN74116, Dual 4-bit D-type Latches With Clear
SN7412 Triple 3-input Positive-nand Gates With Open-collector Outputs
SN74120 Dual Pulse Synchronizers/drivers
SN74120N ti SN74120, Dual Pulse Synchronizers/drivers
SN74121 Monostable Multivibrator With Schmitt-trigger Inputs
SN74121D ti SN74121, Monostable Multivibrator With Schmitt-trigger Inputs
SN74122 Retriggerable Monostable Multivibrator
Same catergory

74ACT11286D : Parity Generators and Checkers. ti 74ACT11286, 9-Bit Parity Generators/checkers With Bus Driver Parity I/o Ports.

74ACT11802 : CMOS/BiCMOS->AC/ACT Family. Triple 4-input Or/nOR GATE. Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC TM (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs The 74ACT11802.

74VCXH162240 : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. Low Voltage 16-Bit Inverting Buffer/line Driver With Bushold And 26 Ohm Series Resistors in Outputs.

HCC4014BEY : 8-stage Static Shift Registers. 4014B 4021B SYNCHRONOUS PARALLEL OR SERIAL INPUT/SERIAL OUTPUT lines and synchronous with the positive transition of the clock line. In the HCC/HCF4021B, the CLOCK input of the internal stage is "forced" whenasynchronous parallel entry is made. Register expansion using multiple package is permitted. ASYNCHRONOUS PARALLEL INPUT OR SYNCHRONOUS SERIAL.

HCF40110BC1 : Decade Up-down Counter/decoder/latch/driver. SEPARATE CLOCK-UP AND CLOCK-DOWN LINES CAPABLE OF DRIVING COMMON CATHODE LEDS AND OTHER DISPLAYS DIRECTLY ALLOWS CASCADING WITHOUT ANY EXTERNAL CIRCUITRY MAXIMUM INPUT CURRENT 18 V (full package-temperature range) QUIESCENT CURRENT 20 V FOR HCC DEVICE 10 V AND 15 V PARAMETRIC RATINGS INPUT CURRENT 18 V AND 25 °C FOR HCC DEVICE 100 % TESTED FOR QUIESCENT.

MC100E193FN : 5V Ecl Error Detection/correction Circuit , Package: Plcc, Pins=28. The is an error detection and correction (EDAC) circuit. Modified Hamming parity codes are generated an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the whole word. The word parity is also provided at the PGEN pin, after Odd/Even parity control and gating with the BPAR input. This output also feeds.

MC100SX1230FN : Cmi Coder/decoder , Package: Plcc, Pins=28. Order this document from Logic Marketing The MC100SX1230 device consists of a Binary to CMI Coder and CMI to Binary Decoder with integrated loop back capability. The device is designed for CMI (Code Mark Inversion) interfaces in transmission applications supporting either 139.26 Mbit/s or 155.52 Mbit/s STM1 line rates. Binary-to-CMI Coder and CMI-to-Binary.

MC10164FN : Multiplexers. 8-Line Multiplexer , Package: Plcc, Pins=20. The is a high speed, low power eight­channel data selector which routes data present at one­of­eight inputs to the output. The data is routed according to the three bit code present on the address inputs. An enable input is provided for easy bit expansion. 310 mW typ/pkg (No Load) tpd 3.0 ns typ (Data to Output) tr, 2.0 ns typ (20%­80%) CDIP­16 L SUFFIX.

MC10173P : Multiplexers. Quad 2-Input Multiplexer/latch , Package: Pdip, Pins=16.

MC10H680FNR2 : Quad Bus Trs/rectifier Ecl Differential, Package: Plcc, Pins=28. The is a dual supply 4­bit differential ECL bus to TTL bus transceiver. It is designed to allow the system designer to no longer be limited in bus speed associated with standard TTL busses. Using a differential ECL Bus will increase the frequency of operation and increase noise immunity. Both the TTL and the ECL ports are capable of driving a bus. The ECL outputs.

MPU150 : Power Factor Correction ( PFC ) Meets En61000-3-2. The innovative MPU150 incorporates Power Factor Correction (PFC) with a low profile package designed to meet 1U height constraints. The MPU150-4530 and MPU150-4350 provide high current +3.3V and on a single platform to support mixed mode, high speed digital circuitry. Power-One's unique dual converter architecture combines high reliability with exceptional.

N74F824D : Bus Interface Registers. 10-bit bus interface register, non-inverting (3-State) 10-bit bus interface register, inverting (3-State) 9-bit bus interface register, non-inverting (3-State) 9-bit bus interface register, inverting (3-State) 8-bit bus interface register, non-inverting (3-State) 8-bit bus interface register, inverting (3-State) The 74F821 series bus interface registers.

PI3B33X257 : 3.3V 24:12 Mux/demux Bus Switch. Near-zero propagation delay 5 ohm switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA Typical) Ideally suited for notebook applications TTL - compatible control of input levels Fast switching speed - 4.5ns max. Package available: 48-pin 150-mil wide plastic BQSOP (B) Pericom Semiconductors PI3B.

PI5C3244 : Bus Oriented Circuits. 8-Bit Bus Switch Buffers (FCT244 Pinout). Near zero propagation delay 5switches connect inputs to outputs when enabled Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA Typical) ­ Ideally suited for notebook applications Pin compatible with 74 Series 244 logic devices Packages available: 20-pin 173 mil wide plastic TSSOP (L) 20-pin 300 mil wide plastic DIP (P) 20-pin.

SL74HCT74 : Dual D Flip-flop With Set And Reset ( High-performance Silicon-gate CMOS ).

SN54LVT162240 : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. 3.3-v Abt 16-bit Buffers/drivers With 3-state Outputs.

SN74ALS165D : ti SN74ALS165, Parallel-load 8-Bit Serial Shift Registers. Complementary Outputs Direct Overriding Load (Data) Inputs Gated Clock Inputs Parallel-to-Serial Data Conversion Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs The ALS165 are parallel-load 8-bit serial shift registers that, when clocked, shift the data toward.

TC7SL32 : CMOS/BiCMOS->AC/ACT Family. 2-input OR GATE.

A32300DX-1PQG208B : FPGA, 3749 CLBS, 30000 GATES, PQFP208. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 3749 ; Package Type: QFP, Other, PLASTIC, MO-143, QFP-208 ; Logic Family: CMOS ; Pins: 208 ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Supply Voltage: 5V.

 
0-C     D-L     M-R     S-Z