|
|
Part: SN74CBT1G384DCKT
Category:
Logic
-> Gates
-> Single Gates
Description: ti SN74CBT1G384, Single Fet Bus Switch
Company: Texas Instruments, Inc.
Datasheet: Download SN74CBT1G384DCKT datasheet File size : 553 kB
Request For quote: Find where to buy SN74CBT1G384DCKT
Datasheet text preview:
SN74CBT1G384 SINGLE FET BUS SWITCH
SCDS065F JULY 1998 REVISED JANUARY 2003
D D
5- Switch Connection Between Two Ports TTL-Compatible Control Input Levels
DBV OR DCK PACKAGE (TOP VIEW)
A B GND
1 2 3
5 4
VCC OE
description/ordering information
The SN74CBT1G384 features a single high-speed line switch. The switch is disabled when the output-enable (OE) input is high. ORDERING INFORMATION
TA PACKAGE SOT (SOT 23) DBV (SOT-23) DBV 40°C to 85°C to 85°C SOT (SC-70) DCK (SC-70) DCK Reel of 3000 Reel of 250 Reel of 3000 Reel of 250 ORDERABLE PART NUMBER SN74CBT1G384DBVR SN74CBT1G384DBVT SN74CBT1G384DCKR SN74CBT1G384DCKT TOP-SIDE MARKING S8D_ S8_
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. The actual top-side marking has one additional character that designates the assembly/test site. FUNCTION TABLE INPUT OE L H FUNCTION A port = B port Disconnect
logic diagram (positive logic)
1 A 4 OE 2 B
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
1
SN74CBT1G384 SINGLE FET BUS SWITCH
SCDS065F JULY 1998 REVISED JANUARY 2003
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V Continuous channel current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA Input clamp current, IIK (VI/O < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 2): DBV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206°C/W DCK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 252°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
MIN VCC VIH VIL TA Supply voltage High-level control input voltage Low-level control input voltage Operating free-air temperature 40 4 2 0.8 85 MAX 5.5 UNIT V V V °C
NOTE 3: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK II ICC Ci Control input VCC = 4.5 V, VCC = 5.5 V, VCC = 5.5 V, VI = 3 V or 0 VO = 3 V or 0, VCC = 4 V, VCC = 4.5 V TEST CONDITIONS II = 18 mA VI = 5.5 V or GND IO = 0, OE = VCC TYP at VCC = 4 V, VI = 0 VI = 2.4 V, II = 64 mA II = 30 mA II = 15 mA II = 15 mA VI = VCC or GND 3 4 14 5 5 20 7 7 MIN TYP MAX 1.2 ±1 1 UNIT V µA µA pF pF
Cio(OFF)
ron§
VI = 2.4 V, 10 15 All typical values are at VCC = 5 V (unless otherwise noted), TA = 25°C. § Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.
switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER tpd¶ ten FROM (INPUT) A or B OE TO (OUTPUT) B or A A or B VCC = 4 V MIN MAX 0.35 5.5 1.6 VCC = 5 V ± 0.5 V MIN MAX 0.25 4.9 ns ns UNIT
tdis A or B 4.5 1 4.2 ns OE ¶ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN74CBT1G384 SINGLE FET BUS SWITCH
SCDS065F JULY 1998 REVISED JANUARY 2003
PARAMETER MEASUREMENT INFORMATION
7V From Output Under Test CL = 50 pF (see Note A) 500 S1 Open GND 500 TEST tpd tPLZ/tPZL tPHZ/tPZH S1 Open 7V Open
LOAD CIRCUIT
Output Control
3V 1.5 V 1.5 V 0V tPZL tPLZ 3.5 V 1.5 V VOL + 0.3 V VOL tPHZ VOH VOH 0.3 V 0V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES
3V Input 1.5 V 1.5 V 0V tPLH tPHL VOH Output 1.5 V VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES 1.5 V VOL
Output Waveform 1 S1 at 7 V (see Note B) tPZH Output Waveform 2 S1 at Open (see Note B)
1.5 V
NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO = 50 , tr 2.5 ns, tf 2.5 ns. D. The output is measured with one input transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. tPLH and tPHL are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
Others parts begin by sn
SN-1 SN-2 SN-3 SN-4 SN-5 SN-6 SN-7 SN-8 SN-9 SN-10 SN-11 SN-12 SN-13 SN-14 SN-15 SN-16 SN-17 SN-18 SN-19 SN-20 SN-21 SN-22 SN-23 SN-24 SN-25 SN-26 SN-27 SN-28 SN-29 SN-30 SN-31 SN-32 SN-33 SN-34 SN-35 SN-36 SN-37 SN-38 SN-39 SN-40 SN-41 SN-42 SN-43 SN-44 SN-45 SN-46 SN-47 SN-48 SN-49 SN-50 SN-51 SN-52 SN-53 SN-54 SN-55 SN-56 SN-57 SN-58 SN-59 SN-60 SN-61 SN-62 SN-63 SN-64 SN-65 SN-66 SN-67 SN-68 SN-69 SN-70 SN-71 SN-72 SN-73 SN-74 SN-75 SN-76 SN-77 SN-78 SN-79 SN-80 SN-81 SN-82 SN-83 SN-84 SN-85 SN-86 SN-87 SN-88 SN-89 SN-90 SN-91 SN-92 SN-93 SN-94 SN-95 SN-96 SN-97 SN-98 SN-99 SN-100 SN-101 SN-102 SN-103 SN-104 SN-105 SN-106 SN-107 SN-108 SN-109 SN-110 SN-111 SN-112 SN-113 SN-114 SN-115 SN-116 SN-117 SN-118 SN-119 SN-120 SN-121
|
|
|
