Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: SN74CBT3125CDBR

Category:
 Logic
   -> Switches
             -> Standard Bus Switches

Description: ti SN74CBT3125C, Quadruple Fet Bus Switch With -2 V Undershoot-protection

Company: Texas Instruments, Inc.

Datasheet: Download SN74CBT3125CDBR datasheet     File size : 553 kB

Request For quote: Find where to buy SN74CBT3125CDBR



Datasheet text preview:
SN74CBT3125C QUADRUPLE FET BUS SWITCH 5 V BUS SWITCH WITH 2 V UNDERSHOOT PROTECTION
SCDS122A - JULY 2003 - REVISED OCTOBER 2003
D Undershoot Protection for Off-Isolation on D D D D D D D
A and B Ports Up To -2 V Bidirectional Data Flow, With Near-Zero Propagation Delay Low ON-State Resistance (ron) Characteristics (ron = 3 Typical) Low Input/Output Capacitance Minimizes Loading and Signal Distortion (Cio(OFF) = 5 pF Typical) Data and Control Inputs Provide Undershoot Clamp Diodes Low Power Consumption (ICC = 3 µA Max) VCC Operating Range From 4 V to 5.5 V Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
D Control Inputs Can Be Driven by TTL or D D D
5-V/3.3-V CMOS Outputs Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Performance Tested Per JESD 22 - 2000-V Human-Body Model (A114-B, Class II) - 1000-V Charged-Device Model (C101) Supports Both Digital and Analog Applications: USB Interface, Bus Isolation, Low-Distortion Signal Gating
D
D, DB, DGV, OR PW PACKAGE (TOP VIEW)
RGY PACKAGE (TOP VIEW)
DBQ PACKAGE (TOP VIEW)
1OE
VCC
1OE 1A 1B 2OE 2A 2B GND
1 2 3 4 5 6 7
14 13 12 11 10 9 8
VCC 4OE 4A 4B 3OE 3A 3B
1
14 13 4OE 12 4A 11 4B 10 3OE 9 3A
1A 1B 2OE 2A 2B
2 3 4 5 6 7 8
NC 1OE 1A 1B 2OE 2A 2B GND
1 2 3 4 5 6 7 8
16 15 14 13 12 11 10 9
VCC 4OE 4A 4B 3OE 3A 3B NC
GND
3B
NC - No internal connection
description/ordering information
The SN74CBT3125C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT3125C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state. The SN74CBT3125C is organized as four 1-bit bus switches with separate output-enable (1OE, 2OE, 3OE, 4OE) inputs. It can be used as four 1-bit bus switches or as one 4-bit bus switch. When OE is low, the associated 1-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 1-bit bus switch is OFF, and the high-impedance state exists between the A and B ports. This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 2003, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
1
SCDS122A - JULY 2003 - REVISED OCTOBER 2003
SN74CBT3125C QUADRUPLE FET BUS SWITCH 5 V BUS SWITCH WITH 2 V UNDERSHOOT PROTECTION
description/ordering information (continued)
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. ORDERING INFORMATION
TA QFN - RGY SOIC - D SSOP - DB SSOP (QSOP) - DBQ TSSOP - PW PACKAGE Tape and reel Tube Tape and reel Tube -40°C to 85 C 85°C Tape and reel Tape and reel Tube Tape and reel ORDERABLE PART NUMBER SN74CBT3125CRGYR SN74CBT3125CD SN74CBT3125CDR SN74CBT3125CDB SN74CBT3125CDBR SN74CBT3125CDBQR SN74CBT3125CPW SN74CBT3125CPWR CU125C CU125C CU125C CBT3125C TOP-SIDE MARKING CU125C
TVSOP - DGV Tape and reel SN74CBT3125CDGVR CU125C Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
FUNCTION TABLE (each bus switch) INPUT OE L H INPUT/OUTPUT A B Z FUNCTION A port = B port Disconnect
logic diagram (positive logic)
2 1A 1OE 1 2OE SW 3 1B 2A 4 5 SW 6 2B
9 3A 10 3OE SW
8 3B 4A
12 SW 13 4OE
11 4B
Pin numbers shown are for the D, DB, DGV, PW, and RGY packages.
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SN74CBT3125C QUADRUPLE FET BUS SWITCH 5 V BUS SWITCH WITH 2 V UNDERSHOOT PROTECTION
SCDS122A - JULY 2003 - REVISED OCTOBER 2003
simplified schematic, each FET switch (SW)
A B
Undershoot Protection Circuit
EN EN is the internal enable signal applied to the switch.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Control input voltage range, VIN (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Switch I/O voltage range, VI/O (see Notes 1, 2, and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Control input clamp current, IIK (VIN < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA I/O port clamp current, II/OK (VI/O < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA ON-state switch current, II/O (see Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±128 mA Continuous current through VCC or GND terminals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA Package thermal impedance, JA (see Note 5): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W (see Note 5): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W (see Note 5): DBQ package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90°C/W (see Note 5): DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127°C/W (see Note 5): PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W (see Note 6): RGY package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47°C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltages are with respect to ground unless otherwise specified. 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. VI and VO are used to denote specific conditions for VI/O. 4. II and IO are used to denote specific conditions for II/O. 5. The package thermal impedance is calculated in accordance with JESD 51-7. 6. The package thermal impedance is calculated in accordance with JESD 51-5.
recommended operating conditions (see Note 7)
MIN VCC VIH VIL VI/O Supply voltage High-level control input voltage Low-level control input voltage Data input/output voltage 4 2 0 0 MAX 5.5 5.5 0.8 5.5 UNIT V V V V
TA Operating free-air temperature -40 85 °C NOTE 7: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3


Others parts begin by sn
SN-1   SN-2   SN-3   SN-4   SN-5   SN-6   SN-7   SN-8   SN-9   SN-10   SN-11   SN-12   SN-13   SN-14   SN-15   SN-16   SN-17   SN-18   SN-19   SN-20   SN-21   SN-22   SN-23   SN-24   SN-25   SN-26   SN-27   SN-28   SN-29   SN-30   SN-31   SN-32   SN-33   SN-34   SN-35   SN-36   SN-37   SN-38   SN-39   SN-40   SN-41   SN-42   SN-43   SN-44   SN-45   SN-46   SN-47   SN-48   SN-49   SN-50   SN-51   SN-52   SN-53   SN-54   SN-55   SN-56   SN-57   SN-58   SN-59   SN-60   SN-61   SN-62   SN-63   SN-64   SN-65   SN-66   SN-67   SN-68   SN-69   SN-70   SN-71   SN-72   SN-73   SN-74   SN-75   SN-76   SN-77   SN-78   SN-79   SN-80   SN-81   SN-82   SN-83   SN-84   SN-85   SN-86   SN-87   SN-88   SN-89   SN-90   SN-91   SN-92   SN-93   SN-94   SN-95   SN-96   SN-97   SN-98   SN-99   SN-100   SN-101   SN-102   SN-103   SN-104   SN-105   SN-106   SN-107   SN-108   SN-109   SN-110   SN-111   SN-112   SN-113   SN-114   SN-115   SN-116   SN-117   SN-118   SN-119   SN-120   SN-121