Digchip : Database on electronics components
Electronics components database



Details, datasheet, quote on part number: SN74LVC1G125
 
 
Part numberSN74LVC1G125
CategoryLogic => Bus Interface => Bus Oriented Circuits
TitleBus Oriented Circuits
DescriptionSingle Bus Buffer Gate With 3-state Outputs
CompanyTexas Instruments, Inc.
DatasheetDownload SN74LVC1G125 datasheet
Request For QuoteFind where to buy SN74LVC1G125
 


 
Specifications, Features, Applications

Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages 5.5 V Max tpd 3.3 V Low Power Consumption, 10-A Max ICC 24-mA Output Drive 3.3 V Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model 1000-V Charged-Device Model (C101)

This bus buffer gate is designed for to 5.5-V VCC operation. The is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high. NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. ORDERING INFORMATION

TA NanoStar WCSP (DSBGA) YEA to 85C NanoFree WCSP (DSBGA) YZA (Pb-free) SOT (SOT 23) DBV to 85C PACKAGE Reel of 3000 Reel of 3000 Reel of 3000 Reel of 250 Reel of 3000 SOT (SC-70) (SC 70) DCK Reel of 250 ORDERABLE PART NUMBER CM _ _CM_ SN74LVC1G125DCKT CM CM_ C25 C25_ TOP-SIDE MARKING

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC. 6.5 V Input voltage range, VI (see Note 6.5 V Voltage range applied to any output in the high-impedance or power-off state, VO (see Note 6.5 V Voltage range applied to any output in the high or low state, VO (see Notes 1 and V to VCC 0.5 V Input clamp current, IIK (VI 50 mA Output clamp current, IOK (VO 50 mA Continuous output current, IO. 50 mA Continuous current through VCC or GND. 100 mA Package thermal impedance, JA (see Note 3): DBV package. 206C/W DCK package. 252C/W YEA/YZA package. 154C/W Storage temperature range, Tstg. to 150C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The value of VCC is provided in the recommended operating conditions table. 3. The package thermal impedance is calculated in accordance with JESD 51-7.

MIN VCC Supply voltage Operating Data retention only VCC 1.95 V VCC 2.7 V VCC 3.6 V VCC 5.5 V VCC 1.95 V VCC 2.7 V VCC 3.6 V VCC V 0 VCC 1.65 V VCC 2.3 V IOH High-level output current VCC 3 V VCC 4.5 V VCC 1.65 V VCC 2.3 V IOL Low-level output current VCC 3 V VCC 4.5 V VCC 0.2 V t/v Input transition rise or fall rate VCC 0.3 V VCC 0.5 V VCC 0.35 VCC 5.5 VCC ns/V mA MAX 5.5 UNIT V

TA Operating free-air temperature 85 C NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.




Some Part number from the same manufacture Texas Instruments, Inc.
SN74LVC1G125DBV Single Bus Buffer Gate With 3-state Outputs
SN74LVC1G125DBVR ti SN74LVC1G125, Single Bus Buffer Gate With 3-State Outputs
SN74LVC1G125DCK Single Bus Buffer Gate With 3-state Outputs
SN74LVC1G125DCKR ti SN74LVC1G125, Single Bus Buffer Gate With 3-State Outputs
SN74LVC1G125Q Q1 - Automotive Catalog Single Bus Buffer Gate With 3-State Output
SN74LVC1G125YEAR ti SN74LVC1G125, Single Bus Buffer Gate With 3-State Outputs
SN74LVC1G126 Single Bus Buffer Gate With 3-state Outputs
SN74LVC1G126DBV
SN74LVC1G126DBVR ti SN74LVC1G126, Single Bus Buffer Gate With 3-State Outputs
SN74LVC1G126DCK Single Bus Buffer Gate With 3-state Outputs
SN74LVC1G126DCKR ti SN74LVC1G126, Single Bus Buffer Gate With 3-State Outputs
SN74LVC1G132 Single 2-Input NAND Gate With Schmitt-trigger Input
SN74LVC1G14 Single Schmitt-trigger Inverter
SN74LVC1G14DBV
SN74LVC1G14DBVR ti SN74LVC1G14, Single Schmitt-trigger Inverter
SN74LVC1G14DCK Single Schmitt-trigger Inverter
SN74LVC1G14DCKR ti SN74LVC1G14, Single Schmitt-trigger Inverter
SN74LVC1G17
SN74LVC1G175 Single D-type Flip-flop With Asynchronous Clear
SN74LVC1G17DBVR ti SN74LVC1G17, Single Schmitt-trigger Buffer
SN74LVC1G18 One of Two Noninverting Demultiplexer With 3-State Deselected Output