|
|
Part: TLV5591BVF
Category:
Data Conversion
-> ADC (Analog to Digital Converters)
Description: ti TLV5591, FLEX(TM) Decoder
Company: Texas Instruments, Inc.
Datasheet: Download TLV5591BVF datasheet File size : 3276 kB
Request For quote: Find where to buy TLV5591BVF
Datasheet text preview:
TLV5591 SEMICONDUCTOR SIGNAL PROCESSOR
SLWS024 AUGUST 1995
D D D D D D D D D D D D D D
description
The TLV5591 signal processor is a FLEXt signal processor that takes full advantage of the MotorolaR FLEX paging protocol. This low-current device operates at synchronous data rates of 1600, 3200, and 6400 bits per second (bps) using a 76.8 kHz oscillator. This device is readily integrated with standard off-the-shelf electronic pager components thereby reducing start-up costs associated with pager manufacturing. An industry standard serial peripheral interface (SPI) transports simultaneous bidirectional 32-bit data packets between the TLV5591 and the host processor. As a FLEX protocol decoder, the internal TLV5591 receiver control component makes use of 6-stage warm-up, 2-stage locking, and 3-stage warm-down sequences. This control information is passed to the receiver using six programmable data output lines. Warm-up control allows testing of battery condition, setting output line state, RF receiver power-on time, and other elements of a pager. The 2-stage locking sequence handles requirements associated with received FLEX signal baud rate changes. The warm-down control sets the program selectable time period when signal processing is complete, and the receiver can power-off. Battery condition can be checked, and the output line state can be changed under warm down control.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
FLEX and Motorola are trademarks of Motorola, Inc.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
Copyright © 1995, Texas Instruments Incorporated
POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 772511443
·
·
1
PRODUCT PREVIEW
FLEXt Paging Protocol Signal Processor FLEX Roaming, Fragmentation, and Group Messaging Support FLEX Time-of-Day Stamping Support 16 Address Words support any Combination of Long (2 Word) and Short (1 Word) Addresses 16 Temporary Address Words Support Group Messaging 1600, 3200, and 6400 Bits per Second Decoding Any Phase (1, 2, and 4) Decoding Serial Peripheral Interface Security Circuit Deters Unauthorized Reconfigurations 2.0 Volt to 3.3 Volt Operation Allows Low Current STOP Mode Operation of Host Processor Uses standard Serial Peripheral Interface (SPI) in Slave Mode 32-bit Packets for Bidirectional Communications over the Serial Peripheral Interface Universal Receiver Control Supports many RF Integrated Circuits Programmable Low Battery Monitoring
DW PACKAGE (TOP VIEW)
NC VDD RST LO BAT EXTS0 EXTS1 S0 S1 S2 S3 S4 S5 VSS NC
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
NC VSS XTAL EXTAL CLKOUT SS SCK SDI SDO I/O RDY ATTN NC VDD NC
TLV5591 SEMICONDUCTOR SIGNAL PROCESSOR
SLWS024 AUGUST 1995
functional block diagram
RF Data In
Clock Recovery Sync Correlator Main Control Unit
DeInterleaver Error Corrector
Local Message Filter
Address Comparator
Serial Peripheral Interface
PRODUCT PREVIEW
To/From Host
main control unit The main control unit (MCU) coordinates the functional blocks contained within the TLV5591 signal processor. Additional functions include controlling the receiver operational sequence and SPI timing associated with the host-to-TLV5591 signal processor interface. clock recovery This functional block synchronizes FLEX protocol symbols. The centers of the symbols are returned for sampling. The clock also detects the validity of symbol baud rate. sync correlator The sync correlator acquires and maintains synchronization to FLEX signals. de-interleaver The de-interleaver disassembles the interleaved data blocks before sending to the appropriate registers. This process is a function of the data rates of 1600, 3200, and 6400 bits per second. error corrector The error corrector performs variable bit-error correction on the de-interleaved 32,21,2 BCH FLEX code words. local message filter The local message filter determines which FLEX code words to send to the host processor. The code words are filtered and placed into packets prior to sending. address comparator This functional block checks each received FLEX code word for addresses corresponding to the 16 possible TLV5591 signal processor addresses and 16 temporary addresses.
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 772511443
·
·
TLV5591 SEMICONDUCTOR SIGNAL PROCESSOR
SLWS024 AUGUST 1995
serial peripherial interface (SPI) The SPI operates in the slave mode and handles all data sent between the TLV5591 signal processor and the host microprocessor. Terminal Functions
TERMINAL NAME ATTN CLKOUT EXTAL XTAL EXTS0 EXTS1 I/O RDY LO BAT NC RST SCK SDI SDO SS S0 S1 S2 S3 S4 S5 VDD VSS NO. 18 24 25 26 5 6 19 4 1, 14, 15, 17, 28 3 22 21 20 23 7 8 9 10 11 12 2, 16 13, 27 Power Ground Supply voltage Ground O Control lines for RF receiver functions. lines for RF receiver functions I I I O I I/O I O I O I O I DESCRIPTION Used by the host to request communications with the TLV5591 signal processor. Clock Output (38.4 Hz)May be used to clock a companion audio-to- data IC having a dual-bandwidth switched-capacitor filter designed for FLEX 4-level symbols. It may also be used to clock other functions of the pager circuitry. Crystal oscillator input. Crystal oscillator output. EXTS0 and EXTS1 pair carries digitized FLEX 4-level symbols. and EXTS1 pair carries digitized FLEX 4 level symbols Used to indicate the TLV5591 signal processor is ready for communication with the host. Used to test a low battery voltage input signal. No internal connection. Used to reset the TLV5591 signal processor. Serial ClockUsed to clock synchronous data on the SPI. Serial Data InputCarries data sent to the TLV5591 signal processor from the host on the SPI. Serial Data OutputCarries data sent from the TLV5591 signal processor to the host on the SPI. Slave SelectUsed to select the TLV5591 signal processor's SPI for data transfer.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 772511443
·
·
3
Others parts begin by tl
TL-1 TL-2 TL-3 TL-4 TL-5 TL-6 TL-7 TL-8 TL-9 TL-10 TL-11 TL-12 TL-13 TL-14 TL-15 TL-16 TL-17 TL-18 TL-19 TL-20 TL-21 TL-22 TL-23 TL-24 TL-25 TL-26 TL-27 TL-28 TL-29 TL-30 TL-31 TL-32 TL-33 TL-34 TL-35 TL-36 TL-37 TL-38 TL-39 TL-40 TL-41 TL-42 TL-43 TL-44 TL-45 TL-46 TL-47 TL-48 TL-49 TL-50 TL-51 TL-52 TL-53 TL-54 TL-55 TL-56
|
|
|
