|
Details, datasheet, quote on part number:TPS2321IPWR
| |
| Part: | TPS2321IPWR |
| Category: | Power Management => Power Distribution/Switches => Hot-Swap Controllers => External FET |
| Description: | ti TPS2321, 3-13V Dual Hot-swap ic w/ Independent Channel Circuit Breaking, Act-high Enable |
| Company: | Texas Instruments, Inc. |
| Datasheet: | Download TPS2321IPWR datasheet File size : 423 kB |
| Request For quote: | Find where to buy TPS2321IPWR
|
| |
Datasheet text preview:
TPS2320, TPS2321 DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER
SLVS276C MARCH 2000 REVISED MARCH 2001
features
D D D D D D D D D D D D
D OR PW PACKAGE (TOP VIEW)
Dual-Channel High-Side MOSFET Drivers IN1: 3 V to 13 V; IN2: 3 V to 5.5 V Inrush Current Limiting With dv/dt Control Independent Circuit-Breaker Control With Programmable Current Limit and Transient Timer CMOS- and TTL-Compatible Enable Input Low, 5-µA Standby Supply Current . . . Max Available in 16-Pin SOIC and TSSOP Package 40°C to 85°C Ambient Temperature Range Electrostatic Discharge Protection
GATE1 GATE2 DGND TIMER VREG AGND ISENSE2 ISENSE1
1 2 3 4 5 6 7 8
16 15 14 13 12 11 10 9
DISCH1 DISCH2 ENABLE FAULT ISET1 ISET2 IN2 IN1
NOTE: Terminal 14 is active high on TPS2321.
typical application
VO 1 + V1 3 V 13 V IN1 VREG ISET1 ISENSE1 GATE1 DISCH1
applications
Hot-Swap/Plug/Dock Power Management Hot-Plug PCI, Device Bay Electronic Circuit Breaker
AGND
description
The TPS2320 and TPS2321 are dual-channel hot-swap controllers that use external N-channel MOSFETs as high-side switches in power applications. Features of these devices, such as overcurrent protection (OCP), inrush-current control, and separation of load transients from actual load increases, are critical requirements for hot-swap applications.
TPS2320
FAULT TIMER IN2 ISET2 ISENSE2 GATE2 DISCH2
DGND
ENABLE
VO 2 V2 3 V 5.5 V +
The TPS2320/21 devices incorporate undervoltage lockout (UVLO) to ensure the device is off at startup. Each internal charge pump, capable of driving multiple MOSFETs, provides enough gate-drive voltage to fully enhance the N-channel MOSFETs. The charge pumps control both the rise times and fall times (dv/dt) of the MOSFETs, reducing power transients during power up/down. The circuit-breaker functionality combines the ability to sense overcurrent conditions with a timer function; this allows designs such as DSPs, that may have high peak currents during power-state transitions, to disregard transients for a programmable period.
AVAILABLE OPTIONS TA HOT-SWAP CONTROLLER DESCRIPTION CONTROLLER DESCRIPTION Dual-channel with independent OCP and adjustable PG Dual-channel with interdependent OCP and adjustable PG 40°C to 85°C Dual-channel with independent OCP Single-channel with OCP and adjustable PG PIN COUNT 20 20 16 14 PACKAGES ENABLE TPS2300IPW TPS2310IPW TPS2320ID TPS2320IPW TPS2330ID TPS2330IPW ENABLE TPS2301IPW TPS2311IPW TPS2321ID TPS2321IPW TPS2331ID TPS2331IPW
The packages are available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TPS2321IPWR).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 2001, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
1
TPS2320, TPS2321 DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER
SLVS276C MARCH 2000 REVISED MARCH 2001
functional block diagram
IN1 VREG PREREG ISET1 ISENSE1 GATE1 Clamp dv/dt Rate Protection 50 µA UVLO and Power-Up Circuit Breaker Charge Pump Pulldown FET Circuit Breaker 75 µA DISCH1
AGND
DGND
ENABLE
50-µs Deglitch
Logic
FAULT
TIMER
Second Channel
IN2
ISET2
ISENSE2 GATE2
DISCH2
Terminal Functions
TERMINAL NAME AGND DGND DISCH1 DISCH2 ENABLE/ ENABLE FAULT GATE1 GATE2 IN1 IN2 ISENSE1 ISENSE2 ISET1 ISET2 TIMER VREG NO. 6 3 16 15 14 13 1 2 9 10 8 7 12 11 4 5 I/O I I O O I O O O I I I I I I O O DESCRIPTION Analog ground, connects to DGND as close as possible Digital ground Discharge transistor 1 Discharge transistor 2 Active low (TPS2320) or active high enable (TPS2321) Overcurrent fault, open-drain output Connects to gate of channel 1 high-side MOSFET Connects to gate of channel 2 high-side MOSFET Input voltage for channel 1 Input voltage for channel 2 Current-sense input channel 1 Current-sense input channel 2 Adjusts circuit-breaker threshold with resistor connected to IN1 Adjusts circuit-breaker threshold with resistor connected to IN2 Adjusts circuit-breaker deglitch time Connects to bypass capacitor, for stable operation
2
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
TPS2320, TPS2321 DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER
SLVS276C MARCH 2000 REVISED MARCH 2001
detailed description
DISCH1, DISCH2 DISCH1 and DISCH2 should be connected to the sources of the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. These pins discharge the loads when the MOSFET transistors are disabled. They also serve as reference-voltage connections for internal gate voltage-clamp circuitry. ENABLE or ENABLE ENABLE for TPS2320 is active low. ENABLE for TPS2321 is active high. When the controller is enabled, both GATE1 and GATE2 voltages will power up to turn on the external MOSFETs. When the ENABLE pin is pulled high for TPS2320 or the ENABLE pin is pulled low for TPS2321 for more than 50 µs, the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see VREG) when enabled and shuts down PREREG when disabled so that total supply current is much less than 5 µA. FAULT FAULT is an open-drain overcurrent flag output. When an overcurrent condition in either channel is sustained long enough to charge TIMER to 0.5 V, the overcurrent channel latches off and pulls FAULT low. The other channel will run normally if not in overcurrent. In order to turn the channel back on, either the enable pin has to be toggled or the input power has to be cycled. GATE1, GATE2 GATE1 and GATE2 connect to the gates of external N-channel MOSFET transistors. When the device is enabled, internal charge-pump circuitry pulls these pins up by sourcing approximately 15 µA to each. The turnon slew rates depend upon the capacitance present at the GATE1 and GATE2 terminals. If desired, the turnon slew rates can be further reduced by connecting capacitors between these pins and ground. These capacitors also reduce inrush current and protect the device from false overcurrent triggering during powerup. The charge-pump circuitry will generate gate-to-source voltages of 9 V12 V across the external MOSFET transistors. IN1, IN2 IN1 and IN2 should be connected to the power sources driving the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. The TPS2320/TPS2321 draws its operating current from IN1, and both channels will remain disabled until the IN1 power supply has been established. The IN1 channel has been constructed to support 3-V, 5-V, or 12-V operation, while the IN2 channel has been constructed to support 3-V or 5-V operation ISENSE1, ISENSE2, ISET1, ISET2 ISENSE1 and ISENSE2, in combination with ISET1 and ISET2, implement overcurrent sensing for GATE1 and GATE2. ISET1 and ISET2 set the magnitude of the current that generates an overcurrent fault, through external resistors connected to ISET1 and ISET2. An internal current source draws 50 µA from ISET1 and ISET2. With a sense resistor from IN1 to ISENSE1 or from IN2 to ISENSE2, which is also connected to the drains of external MOSFETs, the voltage on the sense resistor reflects the load current. An overcurrent condition is assumed to exist if ISENSE1 is pulled below ISET1 or if ISENSE2 is pulled below ISET2. TIMER A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly recommended from TIMER to ground, to prevent any false triggering.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
3
|
|
