Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:


Part: VSP2254GSJ

Category:
 Optoelectronics
   -> Drivers/Controllers
     -> TFT-LCD

Description: 2CH, 14-Bit, 36 MSPS CCD Signal Processor For Digital Camera

Company: Texas Instruments, Inc.

Datasheet: Download VSP2254GSJ datasheet     File size : 31 kB

Request For quote: Find where to buy VSP2254GSJ



Datasheet text preview:
VSP2254
www.ti.com
SLES063 ­ DECEMBER 2002
36 MHz SAMPLE TWO CHANNEL CCD SIGNAL PROCESSOR
FEATURES D TWO CHANNEL CCD SIGNAL PROCESSING:
­ Correlated Double Sampling
D 75-dB SNR D 14-BIT A/D CONVERSION:
­ No Missing Codes
APPLICATIONS D Digital Video Camera (DVC) D Digital Still Camera (DSC) D Front End for Dual Channel CCD DESCRIPTION
The VSP2254 is a high-speed and high-resolution mixedsignal processing IC for CCD signal processing, which integrates two channels of correlated double sampling (CDS) and a 14-bit analog-to-digital converter. The VSP2254 also provides black level clamping for an accurate black level reference, input signal clamping, and offset correction of the CDS. The VSP2254 operates from 2.7 V to 3.6 V of single supply.
D PORTABLE OPERATION:
­ ­ ­ Low Voltage: 2.7 V to 3.6 V Low Power: 210 mW (typ) at 2.7 V Power-Down Mode: 14 mW
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 2002, Texas Instruments Incorporated
VSP2254
www.ti.com SLES063 ­ DECEMBER 2002
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
PRODUCT PACKAGE PACKAGE CODE OPERATION TEMPERATURE RANGE ­25°C to 85°C to 85°C PACKAGE MARKING VSP2254 ORDERING NUMBER(1) VSP2254GSJ VSP2254GSJR TRANSPORT MEDIA Tray Tape and reel
VSP2254GSJ
BGA 96 96
GSJ
(1) For the most current specification and package information, refer to our web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1) UNITS Supply voltage, VCC, VDD Supply voltage differences, among VCC terminals Ground voltage differences, AGND, DGND Digital input voltage Analog input voltage Input current (any pins except supplies) Ambient temperature under bias Storage temperature, Tstg Junction temperature TJ Lead temperature (soldering) 4V ±0.1 V ±0.1 V ­0.3 V to (VDD + 0.3 V) ­0.3 V to (VCC + 0.3 V) ±10 mA ­40°C to 125°C ­55°C to 150°C 150°C 260°C, 5 s
Package temperature (IR reflow, peak) 260°C (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
all specifications at TA = 25°C, all power supply voltages = 3 V, and conversion rate = 27 MHz, unless otherwise noted(1) PARAMETER Resolution Channel Maximum conversion rate DIGITAL INPUTS Logic family VIT+ VIT­ IIH IIL Positive-going input threshold voltage Negative-going input threshold voltage Input current current ADC clock duty cycle Input capacitance DIGITAL OUTPUT (Channel A/B) Logic family Logic coding VOH VOL Output voltage voltage Logic high, IOH = ­2 mA Logic low, IOL = 2 mA 2.4 0.4 CMOS Straight Binary V V Logic high, VIN = 3 V Logic low, VIN = 0 V 50% 5 pF CMOS 1.7 1 ±20 ±20 V V µA µA 36 TEST CONDITIONS MIN TYP 14 2 MHz MAX UNIT Bits
2
VSP2254
www.ti.com SLES063 ­ DECEMBER 2002
ELECTRICAL CHARACTERISTICS (continued)
all specifications at TA = 25°C, all power supply voltages = 3 V, and conversion rate = 27 MHz, unless otherwise noted(1) PARAMETER ANALOG INPUT (Channel A/B) Input signal level for FS out Input capacitance Input limit TRANSFER CHARACTERISTICS (Channel A/B) Differential nonlinearity Integral nonlinearity No missing codes Step response settling time Overload recovery time Data latency Signal-to-noise ratio(1) Channel separation CCD offset correction range Optical black clamp level CDS (Channel A/B) Reference sample settling time Data sample settling time INPUT CLAMP (Channel A/B) Clamp-on resistance Clamp level OBCLP LOOP DAC resolution Minimum DAC output current Maximum DAC output current Loop time constant Slew rate REFERENCE (Channel A/B) Positive reference voltage Negative reference voltage POWER SUPPLY VCC, VDD PD Supply voltage Power dissipation At VCC = 3 V, fCLK = 36 MHz Power-down mode (fCLK = 0 MHz) ­25 55 2.7 3 210 14 85 3.6 V mW mW °C °C/W 1.75 1.25 V V Time constant for ADCOUT code from 0 LSB to 1543 LSB (14 bit), CCOB = 0.1 µF ADCOUT CODE above 1543 LSB (14 bit), CCOB = 0.1 µF 10 ±0.15 ±153 40.7 1530 bits µA µA µs V/s 400 1.5 V Within 1 LSB, driver impedance = 50 Within 1 LSB, driver impedance = 50 6.9 6.9 ns ns ­180 512 Grounded input cap Full-scale step input Step input from 1.8 V to 0 V ±2 ±8 Assured 1 2 8 (fixed) 75 80 200 pixels pixels clocks dB dB mV LSB LSB LSB ­0.3 900 10 3.3 1100 mV pF V TEST CONDITIONS MIN TYP MAX UNIT
TEMPERATURE RANGE Operation temperature JA Thermal resistance (1) SNR = 20 log (full-scale voltage/rms noise)
3


Others parts begin by vs
VS-1   VS-2   VS-3   VS-4   VS-5