|
Details, datasheet, quote on part number:W65C134
| |
| Part: | W65C134 |
| Category: | Microcontrollers => 8 bit |
| Description: | The WDC W65C134S Microcomputer is a Complete Fully Static 8-bit Computer Fabricated on a Single Chip Using a Low Power CMOS Process. |
| Company: | The Western Design Center, Inc. |
| Datasheet: | Download W65C134 datasheet File size : 524 kB |
| Request For quote: | Find where to buy W65C134
|
| |
Datasheet text preview:
The Western Design Center, Inc.
May 2003 W65C134S Data Sheet
W65C134S DATA SHEET
© The Western Design Center, Inc., 2003. All rights reserved
WDC
The Western Design Center, Inc.
W65C134S Data Sheet
WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request. Copyright (C) 1981-2003 by The Western Design Center, I c. All rights n reserved, including the right of reproduction in whole or in part in any form.
The Western Design Center, Inc.
W65C134S Data Sheet
2
The Western Design Center, Inc.
W65C134S Data Sheet INTRODUCTION
The WDC W65C134S microcomputer is a complete fully static 8-bit computer fabricated on a single chip using a low power CMOS process. The W65C134S complements an established and growing line of W65C products and has a wide range of microcomputer applications. The W65C134S has been developed for Hi-Rel applications, and where minimum power is required. The W65C134S consists of a W65C02S (Static) Central Processing Unit (CPU), 4096 bytes of Read Only Memory (ROM), 192 bytes of Random Access Memory (RAM), two 16 bit timers, a low power Serial Interface Bus (SIB) configured as a token passing Local Area Network, Universal Asynchronous Receiver and Transmitter (UART) with baud rate timer, one 16-bit "Monitor Watch-Dog Timer" with "restart" interrupt, twenty-two priority encoded interrupts, ICE Interface, Real-Time clock features, Bus Control Register (BCR) for external memory bus control, interface circuitry for peripheral devices, and many low power features. The innovative architecture and the demonstrated high performance of the W65C02S CPU, as well as instruction simplicity, result in system cost-effectiveness and a wide range of computational power. These features make the W65C134S a leading candidate for Hi-Rel and other microcomputer applications. This product description assumes that the reader is familiar with the W65C02S CPU hardware and programming capabilities. Refer to the W65C02S Data Sheet for additional information. KEY FEATURES OF THE W65C134S · · · · · CMOS low power process Operating TA= -40EC to +85EC Single 2.8V to 5.5V power supply Static to 8MHz clock operation W65C02S compatible CPU Y 8-bit parallel processing Y Variable length stack Y True indexing capability Y Fifteen addressing modes Y Decimal or binary arithmetic Y Pipeline architecture Y Fully static CPU Y W65C816S 16-bit CPU compatible · Single chip microcomputer Y Many power saving features Y 56 CMOS compatible I/O lines Y 4096 x 8 ROM on chip Y 192 x 8 RAM on chip · Low power modes Y WAIt for interrupt Y SToP the clock Y Fast oscillator start and stop feature · Twenty-two priority encoded interrupts Y BRK software interrupt Y RESET "RESTART" interrupt Y NMIB Non-Maskable Interrupt input Y SIB Interrupt Y IRQ1B level interrupt input Y IRQ2B level interrupt input Y 2 timer edge interrupts Y 7 positive edge interrupt inputs Y 5 negative edge interrupt inputs Y Asynchronous Receiver Interrupt Y Asynchronous Transmitter Interrupt · UART 7/8-bit w/wo odd or even parity · 16M byte segmented address space · 64K byte linear address space · 4 x 16 bit timer/counters · Bus control register for external memory Y Internal or external ROM Y 8 Decoded Chip Select outputs · Surface mount 68 and 80 lead packages · Real time clock features · Third party tools available
The Western Design Center, Inc.
W65C134S Data Sheet
3
|
|
