|Category||Memory => DRAM|
|Description||Type = Sdram ;; Density (Mb) = 256 ;; Geometry = 64M X 4 ;; Refresh = 8K/64ms ;; Features = PC100/PC133 ;; Power = Standard/low ;; Date = 2001-06-11|
|Company||Toshiba America Electronic Components, Inc.|
|Datasheet||Download TC59SM804BFT datasheet
|TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
× 4 BANKS × 16-BITS SYNCHRONOUS DYNAMIC RAM × 4 BANKS × 8-BITS SYNCHRONOUS DYNAMIC RAM × 4 BANKS × 4-BITS SYNCHRONOUS DYNAMIC RAM DESCRIPTION
is a CMOS synchronous dynamic random access memory organized × 4 banks × 16 bits and TC59SM808BFT/BFTL is organized as 8,388,608 words × 4 banks × 8 bits and The TC59SM804BFT/BFTL is organized as 16,777,216 words × 4 banks × 4 bits. Fully synchronous operations are referenced to the positive edges of clock input and can transfer data to 143M words per second. These devices are controlled by commands setting. Each bank are kept active so that DRAM core sense amplifiers can be used as a cache. The refresh functions, either Auto Refresh or Self Refresh are easy to use. By having a programmable Mode Register, the system can choose the most suitable modes which will maximize its performance. These devices are ideal for main memory in applications such as work-stations.FEATURES
PARAMETER -70 tCK tAC tRC Clock Cycle Time (min) Access Time from CLK (max) Ref/Active to Ref/Active Command Period (min) 3 mAtRAS Active to Precharge Command Period (min)
ICC1 Operation Current (max) (Single bank) ICC4 Burst Operation Current (max) ICC6 Self-Refresh Current (max)
Single power supply to 143 MHz clock frequency Synchronous operations: All signals referenced to the positive edges of clock Architecture: Pipeline Organization TC59SM816BFT/BFTL: 4,194,304 words × 4 banks × 16 bits TC59SM808BFT/BFTL: 8,388,608 words × 4 banks × 8 bits TC59SM804BFT/BFTL: 16,777,216 words × 4 banks × 4 bits Programmable Mode register Auto Refresh and Self Refresh Burst Length: Full page CAS Latency: 2, 3 Single Write Mode Burst Stop Function Byte Data Controlled by LDQM, UDQM (TC59SM816) 8K Refresh cycles/64 ms Interface: LVTTL Package TC59SM804BFT/BFTL: TSOPII54-P-400-0.80B
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
Address Input Bank Select TC59SM808BFT/BFTL TC59SM804BFT/BFTL VCC DQ0 NC VCCQ DQ1 DQ0 VSSQ DQ2 NC VCCQ DQ3 DQ1 VSSQ DQ7 NC VCC LDQM NC WE CAS RAS A2 A3 VCC VSS NC VSSQ NC DQ3 VCCQ NC VSSQ NC DQ2 VCCQ NC VSS NC DQM CLK CKE A5 A4 VSS DQ7 VSSQ NC DQ6 VCCQ NC DQ5 VSSQ NC DQ4 VCCQ NC VSS NC DQM CLK CKE A5 A4 VSS DQ15 VSSQ DQ14 DQ13 VCCQ DQ12 DQ11 VSSQ DQ10 DQ9 VCCQ DQ8 VSS NC UDQM CLK CKE A5 A4 VSSChip Select Row Address Strobe Column Address Strobe Write Enable
Output Disable/Write Mask UDQM/LDQM (TC59SM816) CLK CKE VCC VSS VCCQ VSSQ NC Clock input Clock enable Power (+3.3 V) Ground Power (+3.3 V) (for DQ buffer) Ground (for DQ buffer) No Connection
The products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.CONTROL SIGNAL GENERATOR COLUMN DECODER ROW DECODER ROW DECODER COLUMN DECODER
A10 MODE ADDRESS BUFFER BS0 BS1 REFRESH COUNTER COLUMN COUNTER REGISTER
NOTE: The TC59SM804BFT/BFTL configuration is of cell array with the DQ pins numbered DQ0~DQ3. The TC59SM808BFT/BFTL configuration is of cell array with the DQ pins numbered DQ0~DQ7. The TC59SM816BFT/BFTL configuration is of cell array with the DQ pins numbered DQ0~DQ15.
|Related products with the same datasheet|
|Some Part number from the same manufacture Toshiba America Electronic Components, Inc.|
|TC59SM804CFT Type = Sdram ;; Density (Mb) = 256 ;; Geometry = 64M X 4 ;; Refresh = 8K/64ms ;; Features = PC100/PC133 ;; Power = Standard/low ;; Date = 2001-02-01|
|TC59SM816CFTI Type = Sdram ;; Density (Mb) = 256 ;; Geometry = 16Mx16 ;; Refresh = 8K/64ms ;; Features = PC100/PC133/Industrial Temp ;; Power = Standard ;; Date = 2001-06-18|
|TC59SM816CMB Type = Sdram ;; Density (Mb) = 256 ;; Geometry = 64M X 4 ;; Refresh = 8K/64ms ;; Features = PC100/PC133; 60-CSP ;; Power = Standard/low ;; Date = 2001-08-08|
|TC59WM803BFT Type = DDR ;; Density (Mb) = 256 ;; Geometry = 64M X 4 ;; Refresh = 8K/64ms ;; Features = DDR266A, DDR266B, DDR200 ;; Power = Standard ;; Date = 2000-12-13|
|TC5BV32ADC 32mb (4mx8-bit) CMOS NAND E2PROM(4m Byte Smartmedia(tm))|
|TC6371AF Host Bus Interface = Pci ;; Sdio Support = no ;; Card Interface = SD Memory Card or Smartmedia ;; Additional Information = More Info|
|TC6374AF Secure Digital Host Controllers (SDHC) Are The First Standalone Chips to Provide a Dedicated Hardware Interface For SD Memory, Smartmedia And Multimedia Cards And CAN be Integrated Into Laptops, Cell Phones,|
|TC6377AF Host Bus Interface = Standard Memory I/f (SRAM Like) ;; Sdio Support = no ;; Card Interface = SD Memory Card + SD or Smartmedia Card ;; Additional Information = More Info|
|TC6380AF Host Bus Interface = Standard Memory I/f (SRAM Like) ;; Sdio Support = Yes ;; Card Interface = SD Memory Card or Smartmedia ;; Additional Information = More Info|
|TC6384AF Secure Digital Host Controllers (SDHC) Are The First Standalone Chips to Provide a Dedicated Hardware Interface For SD Memory, Smartmedia And Multimedia Cards And CAN be Integrated Into Laptops, Cell Phones,|
|TC6391XB Host Bus Interface = Standard Memory I/f (SRAM Like) ;; Sdio Support = Yes ;; Card Interface = SD Memory Card/sdio Card or Smartmedia or Compact Flash or Usb ;; Additional Information = More Info|
|TC6393XB Secure Digital Host Controllers (SDHC) Are The First Standalone Chips to Provide a Dedicated Hardware Interface For SD Memory, Smartmedia And Multimedia Cards And CAN be Integrated Into Laptops, Cell Phones,|
|TC74AC00 Quad 2-input NAND Gate|
71V2578 : 3.3V 256K X 18 Synchronous Pipelined Burst SRAM W/2.5V I/o. 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect x 18 memory configurations Supports high system speed: Commercial and Industrial: 150MHz 3.8ns clock access time 133MHz 4.2ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write.
72V3614 : 64 X 36 X 2 Syncbififo, 3.3V. 3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING AND BYTE SWAPPING x 2 : Two independent clocked FIFOs x 36 storage capacity each) buffering data in opposite directions Supports clock frequencies to 83 MHz Fast access times 8 ns Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge.
CY62137VLL-55ZI : MicroPower asynchronous SRAM. Micropower Asynchronous SRAMs. High Speed: 55 ns and 70 ns Wide voltage range: 2.7V3.6V Ultra-low active, standby power Easy memory expansion with CE and OE TTL-compatible inputs and outputs Automatic power-down when deselected CMOS for optimum speed/power Package Available in a standard 44-pin TSOP Type II (forward pinout) package (CE HIGH) or when CE is LOW and both BLE and BHE are HIGH.
DPDD16MX8RLBY5 : 16mx8 CMOS DDR Sdram. : The Memory StackTM series is a family of interchangeable memory devices. The 128 Mb, CMOS DDR Synchronous DRAM assembly utilizes the space saving LP-StackTM technology to increase memory density. This stack is constructed with two x 8) DDR SDRAMs. PINOUT DIAGRAM This 128 Mb LP-StackTM, has been designed to fit in the same footprint as the x 8) DDR SDRAM.
DS1350W : 3.3V 4096K Nonvolatile SRAM With Battery Monitor. years minimum data retention in the absence of external power Data is automatically protected during power loss Power supply monitor resets processor when VCC power loss occurs and holds processor in reset during VCC ramp-up Battery monitor checks remaining capacity daily Read and write access times as fast as 100ns Unlimited write cycle endurance Typical.
GS8320ZV18 : No Bus Turnaround. Product Preview GS8320ZV18/36T-250/225/200/166/150/133 100-Pin TQFP Commercial Temp Industrial Temp NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs V +10%/10% core power supply 1.8 V I/O supply User-configurable Pipeline.
HY62KF08401C : Super Low Power Slow SRAM. 512Kx8bit Full CMOS SRAM. This document is a general product and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied. / Jun.01 Hynix Semiconductor The is a high speed, super low power and 4Mbit full CMOS SRAM organized as 512K words by 8bits. The HY62KF08401C uses high performance.
K3N7C4000C : 64M bit. = K3N7C4000C 64M-Bit (4M X 16) CMOS Mask ROM ;; Organization = 4Mx16 ;; Voltage(V) = 5.0 ;; Speed(ns) = 100(50pF) ;; Package = 42DIP ;; Current (mA/uA) = 35,40/30 ;; Production Status = Eol ;; Comments = -.
M463S1724DN1 : uSODIMM. = M463S1724DN1 16Mx64 Sdram Usodimm Based on 8Mx16,4Banks,4K Refresh,3.3V Synch. DRAMs With SPD For Stsop ;; Density(MB) = 128 ;; Organization = 16Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L,7C,7A ;; #of Pin = 144 ;; Power = C,l ;; Component Composition = (8Mx16)x8+EEPROM ;; Production Status = Eol ;; Comments = PC133.
MC804128K32L-12 : Stand Alone Memories Based on Its 1T-SRAM Technology. ì High performance, low power flow-through SRAM ì Ultra low power for high capacity applications ì High performance ì 60-83 MHz Speed grades ì 2-1-1-1 Burst Read ì 1-1-1-1 Burst Write ì 2-1-1-1-1-1-1-1 pipeline operation ì Low power ì Low active power ì Ultra low power ZZ standby mode ì Single 3.3V supply (VDD) ì Isolated or 2.5V I/O supply (VDDQ) ì Compatibility.
PCA24S08 : 1024 X 8-bit CMOS EePROM With Access Protection.the PCA24S08 Provides 8192 Bits of Serial Electrically Erasable And Programmable Read-only Memory (EEPROM) Organized as 1024 Words of 8 Bits Each. Data Bytes Are Received And Transmitted Via The Serial i C-bus. Non-volatile Storage of 8 Kbits Organized as 8 Blocks of 128 Bytes Each I C Interface Logic.
PIC12LCE518-04/P : 8-pin, 8-bit CMOS Microcontroller With EePROM Data Memory. 8-Pin, 8-Bit CMOS Microcontroller with EEPROM Data Memory Only 33 single word instructions to learn All instructions are single cycle (1 µs) except for program branches which are two-cycle Operating speed: - 4 MHz clock input 1 µs instruction cycle Memory Device PIC12CE518 PIC12CE519 EPROM Program x 12 RAM Data x 8 EEPROM Data x 8 In-Circuit Serial.
THLY12N11C70 : Form = SODIMM-144 Pin ;; Type = Unbuffered ;; Density (MB) = 128MB ;; Config. = 16Mx64 ;; Comp. = 16Mx16 ;; = PC100, PC133 ;; Date = 2001-09-28.
W27E257P-10 : 32k X 8 Electrically Erasable EPROM.
CY7C1248V18 : 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency).
JS28F160B3BD70A : 1M X 16 FLASH 2.7V PROM, 70 ns, PDSO48. s: Memory Category: Flash, PROM ; Density: 16777 kbits ; Number of Words: 1000 k ; Bits per Word: 16 bits ; Package Type: TSOP, 12 X 20 MM, LEAD FREE, TSOP-48 ; Pins: 48 ; Supply Voltage: 3V ; Access Time: 70 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
LE28CW1001DT-15 : 128K X 8 FLASH 3V PROM, 150 ns, PDSO32. s: Memory Category: Flash, PROM ; Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Package Type: TSOP, 8 X 20 MM, TSOP-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 3V ; Access Time: 150 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
MR36V08G57C : MASK PROM. s: Memory Category: PROM, M_PROM. Memory Configuration x 32 bit Multiplexed Command/Address/Data Page Read Operation Page Size : 4,096 byte Random access time : 1.0us (max) for block read 1.8us (max) for random read Sequential Read : 40ns (min) Read Mode Continuous Read : no wait for next page. Page Read : need wait time for next page Power Supply Voltage Vcc 3.6 V P2ROM stands for Production.
72V51236L6BBG : 16K X 36 OTHER FIFO, 3.7 ns, PBGA256. s: Memory Category: FIFO ; Density: 590 kbits ; Number of Words: 16 k ; Bits per Word: 36 bits ; Package Type: BGA, 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256 ; Pins: 256 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 3.7 ns ; Cycle Time: 6 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).