Details, datasheet, quote on part number: TC74AC29FW
PartTC74AC29FW
CategoryLogic => Registers => Shift Registers
Description
CompanyToshiba America Electronic Components, Inc.
DatasheetDownload TC74AC29FW datasheet
  
Some Part number from the same manufacture Toshiba America Electronic Components, Inc.
TC74AC2FN
TC74AC32 Quad 2-input OR GATE
TC74AC32F
TC74AC32FN Function = Quad 2-input OR GATE ;; Pins = 14
TC74AC367 Hex Bus Buffer (3-state)
TC74AC367F
TC74AC367FN Function = Hex Bus Buffer (3-state) ;; Pins = 16
TC74AC36FN
TC74AC373 Octal D-type Latch With 3-state Output
TC74AC373F
TC74AC373FT Function = Octal D-type Latch (3-state) ;; Pins = 20
TC74AC374 Octal D Type Flip-flop With 3-state Output
TC74AC374F Octal D-type Flip-flop With 3-state Output
TC74AC374FT
TC74AC374FW Function = Octal D-type Flip-flop (3-state) ;; Pins = 20
TC74AC377 Octal D Type Flip-flops With Clock Enable
TC74AC377F
TC74AC377FW Function = Octal D-type Flip-flop ;; Pins = 20
TC74AC37FT
TC74AC37FW
TC74AC390 High Speed CMOS Decade Counter
Same catergory

74ACT11867 : CMOS/BiCMOS->AC/ACT Family. Synchronous 8-bit Up/down Binary Counter With Asynchronous Clear.

74ALS112A : Bipolar->ALS Family. Dual J-k Negative Edge-triggered Flip-flop. The 74ALS112A, dual negative edge-triggered JK-type flip-flop individual J, K, clock (CPn), set (SD), and reset (RD) inputs, true (Qn) and complementary (Qn) outputs. The SD and RD inputs, when Low, set or reset the outputs as shown in the function table regardless of the level at the other inputs. A High level on the clock (CPn) input enables the J and K inputs.

ACTS112MS : Bipolar->ECL 10 Family. Radiation Hardened Dual J-k Flip-flop. 16 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835, DESIGNATOR CDIP2-T16, LEAD FINISH C TOP VIEW Devices QML Qualified in Accordance with MIL-PRF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96714 and Intersil's QM Plan 1.25 Micron Radiation Hardened SOS CMOS Total Dose. >300K RAD (Si) Single Event Upset (SEU) Immunity: x 10-10.

CY74FCT646T : Bus Oriented Circuits. 8-bit Registered Transceiver. Function, Pinout, and Drive Compatible With FCT and F Logic Reduced VOH (Typically 3.3 V) Versions of Equivalent FCT Functions Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics Ioff Supports Partial-Power-Down Mode Operation Matched Rise and Fall Times Fully Compatible With TTL Input and Output Logic Levels ESD Protection.

DM54LS283 : Bipolar->S Family. 4-bit Binary Adder With Fast Carry. These full adders perform the addition of two 4-bit binary numbers The sum (R) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit These adders feature full internal look ahead across all four bits This provides the system designer with partial lookahead performance at the economy and reduced package count.

IDT72403L45DB : CMOS Parallel Fifo 64 X 4-bit And 64 X 5-bit. First-ln/First-Out Dual-Port memory x 4 organization x 5 organization (IDT72402/04) IDT72401/02 pin and functionally compatible with MMI67401/02 RAM-based FIFO with low falI-through time Low-power consumption Active: 175mW (typ.) Maximum shift rate 45MHz High data output drive capability Asynchronous and simultaneous read and write Fully expandable.

IDT74LVCH574 : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. 3.3v CMOS Octal Edge-triggered D-type Flip-flop With 3-state Outputs, 5v Tolerant I/o And Bus-hold.

MC100ELT23DTR2 : 5V Dual Differential Pecl to TTL Translator, Package: Tssop 8, Pins=8.

MC14503BD : Buffers. Hex 3-State Buffer, Package: Soic, Pins=16. The is a hex non­inverting buffer with 3­state outputs, and a high current source and sink capability. The 3­state outputs make it useful in common bussing applications. Two disable controls are provided. A high level on the Disable A input causes the outputs of buffers 1 through to go into a high impedance state and a high level on the Disable B input.

SN64BCT306D : Inverting Buffers and Drivers. ti SN64BCT306, 2-Bit Buffers And Line Drivers.

SN74AHCT132D : ti SN74AHCT132, Quadruple Positive-nand Gates With Schmitt-trigger Inputs.

SN74ALS857 : Multiplexers->Bipolar->ALS Family. Hex 2-to-1 Multiplexer. Select True or Complementary Data Perform AND/NAND (Masking) or B Operand Cascadable to Expand Number of Operands Detect Zeros or B Operands 3-State Outputs Interface Directly With System Bus Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs The ALS857 are hextuple.

SN74CBT16212A : Bus Oriented Circuits. 24-bit Fet Bus-exchange Switches. Members of the Texas Instruments Widebus Family 5- Switch Connection Between Two Ports TTL-Compatible Input Levels Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD ­ 2000-V Human-Body Model ­ 200-V Machine Model (A115-A) SN54CBT16212A. WD PACKAGE SN74CBT16212A. DGG, DGV, OR DL PACKAGE (TOP VIEW) The 'CBT16212A devices provide.

SN74LVC2G86 : . Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages 5.5 V Max tpd 3.3 V Low Power Consumption, 10-µA Max ICC ±24-mA Output Drive 3.3 V Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Ioff Supports Partial-Power-Down Mode Operation.

TC74HC367AFN : TC74HC Series. Function = Hex Bus Buffer (3-state) ;; Pins = 16.

A2F500M3E-CSH288 : FPGA, 11520 CLBS, 500000 GATES, PBGA288. s: System Gates: 500000 ; Logic Cells / Logic Blocks: 11520 ; Package Type: Other, 0.50 MM PITCH, HALOGEN FREE, CSP-288 ; Logic Family: CMOS ; Pins: 288 ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.5V.

A3P060-CSG121YI : FPGA, 1536 CLBS, 60000 GATES, PBGA121. s: System Gates: 60000 ; Logic Cells / Logic Blocks: 1536 ; Package Type: Other, 6 X 6 MM, 0.99 MM HEIGHT, 0.50 MM PITCH, GREEN, CSP-121 ; Logic Family: CMOS ; Pins: 121 ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 1.5V.

 
0-C     D-L     M-R     S-Z