|Company||Turbo IC, Inc.|
|Datasheet||Download 24C04 datasheet
FEATURES Power Supply Voltage Single Vcc for Read and Programming (Vcc to 5.5 V) Low Power (Isb @ 5.5 V) I²C Bus, 2-Wire Serial Interface Support Byte Write and Page Write (16 Bytes) Automatic Page write Operation (maximum 10 ms) Internal Control Timer Internal Data Latches for 16 Bytes High Reliability CMOS Technology with EEPROM Cell Endurance : 1,000,000 Cycles Data Retention : 100 Years DESCRIPTION: The Turbo is a serial 4K EEPROM fabricated with Turbo's proprietary, high reliability, high performance CMOS technology. It's 4K of memory is organized x 8 bits. The memory is configured as 32 pages with each page containing 16 bytes. This device offers significant advantages in low power applications. The Turbo IC 24C04 uses the I²C addressing protocol and 2-wire serial interface which includes a bidirectional serial data bus synchronized by a clock. It offers a flexible byte write and a faster 16-byte page write. The Turbo 24C04 is assembled in either a 8-pin PDIP or 8-pin SOIC package. Pin #1 is not connected (NC). Pin #2 is the A1 device address input for the 24C04. Pin #3 is the A2 device address input for the 24C04, such that a total of four 24C04 devices can be connected on a single bus. Pin #4 is the ground (Vss). Pin #5 is the serial data (SDA) pin used for bidirectional transfer of data. Pin #6 is the serial clock (SCL) input pin. Pin #7 is the write protect (WP) pin used to protect hardware data. Pin #8 is the power supply (Vcc) pin. All data is serially transmitted in bytes (8 bits) on the SDA bus. To access the Turbo IC 24C04 (slave) for a read or write operation, the controller (master) issues a start condition by pulling SDA from high to low while SCL is high. The master then issues the device address byte which consists (A1) (B8) (R/W). The most significant bits (1010) are a device type code signifying an EEPROM device. A1 and A2 are the device address select bits which has to match the A1 and A2 pin inputs on the 24C04 device. The B bit is the most significant bit of the memory address. The read/ write bit determines whether do a read or write operation. After each byte is transmitted, the receiver has to provide an acknowledge by pulling the SDA bus low on the ninth clock cycle. The acknowledge is a handshake signal to the transmitter indicating a successful data transmission.
PIN DESCRIPTION DEVICE ADDRESS A2) A1 and A2 are device address inputs that enables a total of four 24C04 devices to connect on a single bus. When the address input pin is left unconnected, it is interpreted as zero. WRITE PROTECT (WP) When the write protect input is connected to Vcc, the entire memory array is protected against write operations. For normal write operations, the write protect pin should be grounded. When the pin is left unconnected, WP is interpreted as zero.
SERIAL DATA (SDA) SDA is a bidirectional pin used to transfer data in and out of the Turbo IC 24C04. The pin is an open-drain output. A pullup resistor must be connected from SDA to Vcc.
SERIAL CLOCK (SCL) The SCL input synchronizes the data on the SDA bus. It is used in conjunction with SDA to define the start and stop conditions. It is also used in conjunction with SDA to transfer data to and from the Turbo IC 24C04.
DESCRIPTION (Continued): For a write operation, the master issues a start condition, a device address byte, a memory address byte, and then to 16 data bytes. The Turbo IC 24C04 acknowledges after each byte transmission. To terminate the transmission, the master issues a stop condition by pulling SDA from low to high while SCL is high.
For a read operation, the master issues a start condition and a device address byte. The Turbo IC 24C04 acknowledges, and then transmits a data byte, which is accessed from the EEPROM memory. The master acknowledges, indicating that it requires more data bytes. The Turbo IC 24C04 transmits more data bytes, with the memory address counter automatically incrementing for each data byte, until the master does not acknowledge, indicating that it is terminating the transmission. The master then issues a stop condition.
DEVICE OPERATION: BIDIRECTIONAL BUS PROTOCOL: The Turbo IC 24C04 follows the I²C bus protocol. The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving device as a receiver. The device controlling the transfer is the master and the device being controlled is the slave. The master always initiates the data transfers, and provides the clock for both transmit and receive operations. The Turbo IC 24C04 acts as a slave device in all applications. Either the master or the slave can take control of the SDA bus, depending on the requirement of the protocol. START/STOP CONDITION AND DATA TRANSITIONS: While SCL clock is high, a high to low transition on the SDA bus is recognized as a START condition which precedes any read or write operation. While SCL clock is high, a low to high transition on the SDA bus is recognized as a STOP condition which terminates the communication and places the Turbo IC 24C04 into standby mode. All other data transitions on the SDA bus must occur while SCL clock is low to ensure proper operation. ACKNOWLEDGE: All data is serially transmitted in bytes (8 bits) on the SDA bus. The acknowledge protocol is used as a handshake signal to indicate successful transmission of a byte of data. The bus transmitter, either the master or the slave (Turbo IC 24C04), releases the bus after sending a byte of data on the SDA bus. The receiver pulls the SDA bus low during the ninth clock cycle to acknowledge the successful transmission of a byte of data. If the SDA is not pulled low during the ninth clock cycle, the Turbo IC 24C04 terminates the data transmission and goes into standby mode. For the write operation, the Turbo IC 24C04 acknowledges after the device address byte, acknowledges after the memory address byte, and acknowledges after each subsequent data byte. For the read operation, the Turbo IC 24C04 acknowledges after the device address byte. Then the Turbo IC 24C04 transmits each subsequent data byte, and the master acknowledges after each data byte transfer, indicating that it requires more data bytes. The Turbo IC 24C04 monitors the SDA bus for the acknowledge. To terminate the transmission, the master does not acknowledge, and then sends a stop condition.
Note: The write cycle time tWC is the time from a valid stop condition of a write sequence to the end of the internal clear / write cycle.DATA STABLE DATA STABLE DATA CHANGE
|Related products with the same datasheet|
|Some Part number from the same manufacture Turbo IC, Inc.|
AT49F080 : 8-megabit 1m X 8 5-volt Only Flash Memory. 5V Read 5V Reprogramming Fast Read Access Time 90 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte-By-Byte Programming - 10 µs/Byte Typical Hardware Data Protection DATA Polling For End Of Program Detection Low Power Dissipation 50 mA Active Current 100 µA CMOS Standby Current Typical.
E28F016S5-120 : Byte-wide Smart 5 Flashfile Memory Family 4, 8, And 16 Mbit. BYTE-WIDE SMART 5 FlashFileTM MEMORY FAMILY 4, 8, AND 16 MBIT SmartVoltage Technology Smart 5 Flash: V CC and or 12V VPP High-Performance 4, 8 Mbit: 85 ns Read Access Time 16 Mbit: 95 ns Read Access Time Enhanced Data Protection Absolute Protection with PP = GND Flexible Block Locking Block Write Lockout during Power Transitions Enhanced Automated Suspend.
HY57V651620BLTC : 4 Banks X 1M X 16Bit Synchronous DRAM. The Hynix a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V641620B is organized HY57V641620B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input.
HYM72V16M736BT6 : ->SO DIMM. based on 16Mx16 SDRAM with LVTTL, 4 banks & 8K Refresh The HYM72V16M736B(L)T6 Series are 16Mx72bits Synchronous DRAM Modules. The modules are composed of five 16Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144 pin glass-epoxy printed circuit board. The HYM72V16M736B(L)T6 Series are Dual In-line.
HYMD525G726LS4 : 2 GB. 256Mx72 Bits Registered DDR Sdram Dimm. Hynix HYMD525G726(L)S4-K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 256Mx72 high-speed memory arrays. Hynix HYMD525G726(L)S4K/H/L series consists of eighteen stacked 128Mx4 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD525G726(L)S4-K/H/L.
K4F640412D : = K4F640412D 16M X 4bit CMOS Dynamic RAM With Fast Page Mode ;; Organization = 16Mx4 ;; Mode = Fast Page ;; Voltage(V) = 3.3 ;; Refresh = 4K/64ms ;; Speed(ns) = 45,50,60 ;; Package = SOJ,TSOP2 ;; Power = C,l,i,p ;; Production Status = Eol ;; Comments = LVTTL.
KMM374S203CT : Unbuffered DIMM. = KMM374S203CT 2Mx72 Sdram Dimm With Ecc Based on 2Mx8, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 16 ;; Organization = 2Mx72 ;; Bank/ Interface = 2B/LVTTL ;; Refresh = 4K/64ms ;; Speed = G8,GH,GL ;; #of Pin = 168 ;; Power = G ;; Component Composition = (2Mx8)x9+EEPROM ;; Production Status = Eol ;; Comments = PC100.
KMM374S823CTF : Unbuffered DIMM. = KMM374S823CTF 8Mx72 Sdram Dimm With Ecc Based on 8Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 10 ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x9+EEPROM ;; Production Status = Eol ;; Comments = PC66.
LC321667BJ : 1 Meg ( 65536 Words X 16 Bits ) DRAM Edo Page Mode, Byte Write.
MH32S64PHB-6 : 2,147,483,648-bit (33,554,432-word BY 64-bit) Synchronous Dynamic RAM.
TM248CBJ32U : ti TM248CBJ32U, Dynamic Random-access Memory Module. Organization TM124BBJ32F. TM248CBJ32F. Single 5-V Power Supply (±10% Tolerance) 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket TM124BBJ32F Utilizes Two 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages TM248CBJ32F Utilizes Four 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages Long Refresh Period (1 024 Cycles).
V43644R04VCTG-75 : 3.3 Volt 4M X 64 High Performance PC133 Unbuffered Sdram Module, 168 Pin Dimm.
W29EE011PT : 1M. 128kx8, 1m, 5v, 90, 150, 128byte, Dip/ P:plcc/ T:tsop.
WED3DG7233V : Density = 256MB ;; Organization = 32Mx72 ;; Components = 32Mx4 (18) ;; Speed MHZ = 100-133 ;; Volt = 3.3 ;;.
DS1250W : 3.3V 4096k Nonvolatile SRAM The DS1250W 3.3V 4096k NV SRAM is a 4,194,304-bit, fully static, nonvolatile SRAM organized as 524,288 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry, which constantly monitors VCC for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically.
AS4C4M16S-6TCN : 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54. s: Memory Category: DRAM Chip ; Density: 67109 kbits ; Number of Words: 4000 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 INCH, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, TSOP2-54 ; Pins: 54 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 5.4 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
CY7C1379C-100AXC : 256K X 32 ZBT SRAM, 7.5 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 8389 kbits ; Number of Words: 256 k ; Bits per Word: 32 bits ; Package Type: TQFP, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100 ; Pins: 100 ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
M395T5160QZ4-CE63 : MEMORY MODULE,SDRAM,DDR,512MX72,CMOS,DIMM,240PIN,PLASTIC. s: Memory Category: DRAM Chip.