Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:DG2302DL
 
 
Part:DG2302DL
Description:High-Speed, Low Ron, SPST Analog Switch (1-Bit Bus Switch With Level-Shifter)
Company:Vishay Intertechnology
Datasheet:Download DG2302DL datasheet   File size : 29 kB
Request For quote:  Find where to buy DG2302DL
 



Datasheet text preview:
DG2302
New Product

Vishay Siliconix

High-Speed, Low rON, SPST Analog Switch
(1-Bit Bus Switch with Level-Shifter)

FEATURES
D D D D D D SC-70 5-Lead Package 5-W Switch Connection Between Two Ports Minimal Propagation Delay Through The Switch Low ICC Zero Bounce In Flow-Through Mode Control Inputs Compatible with TTL Level

DESCRIPTION
The DG2302 is a high-speed, 1-bit, low power, TTL-compatible bus switch. Using sub-micron CMOS technology, DG2302 achieves low on-resistance and negligible propagation delay. The DG2302 consist of a bi-directional input/output pins A and B. When the output enable (OE) is low, the input/output pins are connected. When the OE is high, the switch is open and a high-impedance state exists between input/output pins A and B.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

TRUTH TABLE
SC-70
A B GND 1 2 3 Top View Device Marking: E5 4 OE 5 V+

OE
L H

B
A HiZ State

Function
Connect Disconnect

ORDERING INFORMATION Temp Range
-40 to 85°C

Package
SC70-5

Part Number
DG2302DL

Document Number: 72072 s-03421--Rev. A, 03-Mar-03

www.vishay.com

1

DG2302
Vishay Siliconix
ABSOLUTE MAXIMUM RATINGS
Reference to GND V+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to +6 V OE, A, Ba . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to (V+ + 0.3 V) Continuous Current (Any terminal) . . . . . . . . . . . . . . . . . . . . . . . . . . . "50 mA Peak Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . "200 mA (Pulsed at 1 ms, 10% duty cycle) Storage Temperature (D Suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to 150°C Power Dissipation (Packages)b 5-Pin SC70c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250 mW Notes: a. Signals on A, or B or OE exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC Board. c. Derate 3.1 mW/_C above 70_C

New Product

SPECIFICATIONS (V+ = 5.0 V)
Test Conditions Otherwise Unless Specified Parameter DC Characteristics
V+ = 4.5 V, VA = 0 V, IB = 64 mA On-Resistance Switch Off Leakage Current Switchl-On Leakage Current Input High Voltage Input Low Voltage Input Current rON I(off) I(on)
VIH

Limits
- 40 to 85_C

Symbol

V+ = 5 V, "10%, VIN = 0.8 or 2.0 Ve

Tempa
Full Full Full Full Full Full Full

Minb

Typc

Maxb

Unit

7 7 50 - 10 - 10 2.0 0.8 -1 1 10 10 mA W

V+ = 4.5 V, VA = 0 V, IB = 30 mA V+ = 4.5 V, VA = 2.4 V, IB = 15 mA V+ = 5.5 V, VA = 1 V/4.5 V, VB = 4.5 V/1 V V+ = 5.5 V, VA = VB = 1 V/4.5 V

VIL IIL or IIH VOE = 0 or V+

V mA

Full

Dynamic Characteristics
Prop Delay Bus to Busf Bus-to-Bus tPHL tPLH tPZL tPZH tPLZ tPHZ
Cin

VLD = Open (Figure 1 and 2) VLD = 7 V, V+ = 4.5 V to 5.5 V (Figure 1 and 2) VLD = Open, V+ = 4.5 V to 5.5 V (Figure 1 and 2) VLD = 7 V, V+ = 4.5 V to 5.5 V (Figure 1 and 2) VLD = Open, V+ = 4.5 V to 5.5 V (Figure 1 and 2)

Full Full Full Full Full Full Room 5.0 5.0 3.9 1.0 3.5 5 11

1 1 ns

Output Enable Timed

Output Disable Timed Input Capacitance Channel-Off Capacitanced Channel-On Capacitanced

C(off) CON

VOE = 0 or V+ f = 1 MHz V+,

Room Room

pF

Power Supply
Power Supply Range Power Supply Current Notes: a. b. c. d. e. f. Room = 25°C, Full = as determined by the operating suffix. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Typical values are for design aid only, not guaranteed nor subject to production testing. Guarantee by design, nor subjected to production test. VIN = input voltage to perform proper function. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch. V+ I+ V OE = 0 VOE = V+ 4.0 0.9 5.5 1.5 1.0 V mA mA

www.vishay.com

2

Document Number: 72072 s-03421--Rev. A, 03-Mar-03

DG2302
New Product
AC LOADING AND WAVEFORMS

Vishay Siliconix

VLD

SWITCH INPUT

A

B

Ra = 500 W SWITCH OUTPUT CL Rb = 500 W CL = 50 pF

LOGIC INPUT

OE

Input driven by 50-W source terminated in 50 W CL includes load and stray capacitance Input PRR = 1.0 MHz, tW = 50 ns

Figure 1. AC Test Circuit

tr = 2.5 ns 90% Switch Input 10% tw tPLH tPHL 1.5 V 90% 1.5 V

tf = 2.5 ns

tf = 2.5 ns 3.0 V Logic Input 90% 1.5 V 10% 10%

tr = 2.5 ns 90% 1.5 V GND tPLZ VLD 2 3.0 V

10%

GND

tPZL

V OH Output 1.5 V 1.5 V

Output

1.5 V VOL + 0.3 V V OL tPZH tPHZ V OH VOH -0.3 V

V OL Output 1.5 V

0V

Figure 2. AC Waveforms

Document Number: 72072 s-03421--Rev. A, 03-Mar-03

www.vishay.com

3

DG2302
Vishay Siliconix
New Product
TYPICAL CHARACTERISTICS (25_C UNLESS NOTED)

4.0 T = 25_C 3.5 VOH - Output Voltage (V) 3.0 2.5 2.0 1.5 1.0 4.0

VOH vs. Supply Voltage
- 0.1 mA - 15 mA - 30 mA - 64 mA

4.2

4.4

4.6

4.8

5.0

5.2

5.4

5.6

5.8

V+ - Supply Voltage (V)

www.vishay.com

4

Document Number: 72072 s-03421--Rev. A, 03-Mar-03