|
Details, datasheet, quote on part number:DG429DN
| |
Datasheet text preview:
DG428/429
Vishay Siliconix
Single 8-Ch/Differential 4-Ch Latchable Analog Multiplexers
FEATURES
D Low rDS(on): 55 W D Low Charge Injection: 1 pC D On-Board TTL Compatible Address Latches D High Speed--tTRANS: 160 ns D Break-Before-Make D Low Power Consumption: 0.3 mW
BENEFITS
D D D D D D Improved System Accuracy Microprocessor Bus Compatible Easily Interfaced Reduced Crosstalk High Throughput Improved Reliability
APPLICATIONS
D D D D D Data Acquisition Systems Automatic Test Equipment Avionics and Military Systems Communication Systems Microprocessor-Controlled Analog Systems D Medical Instrumentation
DESCRIPTION
The DG428/DG429 analog multiplexers have on-chip address and control latches to simplify design in microprocessor based applications. Break-before-make switching action protects against momentary crosstalk of adjacent input signals. The DG428 selects one of eight single-ended inputs to a common output, while the DG429 selects one of four differential inputs to a common differential output. An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking several devices. All control inputs, address (Ax) and enable (EN) are TTL compatible over the full specified operating temperature range. The silicon-gate CMOS process enables operation over a wide range of supply voltages. The absolute maximum voltage rating is extended to 44 V. Additionally, single supply operation is also allowed and an epitaxial layer prevents latchup. On-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE.
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG428
Dual-In-Line A0
DG428
PLCC WR 18 17 RS A1 A2 GND V+ S5 S6 S7 S8 9 S4 10 11 12 13 S8 NC S7 D EN V S1 S2 S3 4 5 6 7 8 Latches Decoders/Drivers 18 17 16 15 14 A2 GND V+ S5 S6 A1 NC 1 RS
WR A0 EN V S1 S2 S3 S4 D
1 2 3 4 5 6 7 8 9 Latches Decoders/Drivers
3
2
20 19
16 15 14 13 12 11 10
Top View Top View
Document Number: 70063 S-52433--Rev. J, 06-Sep-99
www.vishay.com S FaxBack 408-970-5600
5-1
DG428/429
Vishay Siliconix
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG429
Dual-In-Line and SOIC A0
DG429
PLCC WR 18 17 RS A1 GND V+ S1b S2b S3b S4b Db 9 S4a 10 11 12 13 S4b Da NC Db EN V S1a S2a S3a 4 5 6 7 8 Latches Decoders/Drivers 18 17 16 15 14 GND VDD S1b S2b S3b A1 NC 1 RS
WR A0 EN V S1a S2a S3a S4a Da
1 2 3 4 5 6 7 8 9 Latches Decoders/Drivers
3
2
20 19
16 15 14 13 12 11 10
Top View Top View
TRUTH TABLE
A2 A1 A0 EN WR RS
DG428
On Switch A1 A0
TRUTH TABLE
EN WR RS
DG429
On Switch
8-Channel Single-Ended Multiplexer Latching
X X 1 Maintains previous switch condition X X
Differential 4-Channel Multiplexer
Latching
X X
X
1
Maintains previous switch condition
Reset
X X X X X 0 None (latches cleared)
Reset
X X X X 0 None (latches cleared)
Transparent Operation
X 0 0 0 0 1 1 1 1 X 0 0 1 1 0 0 1 1 X 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 None 1 2 3 4 5 6 7 8
Transparent Operation
X 0 0 1 1 X 0 1 0 1 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 None 1 2 3 4
Logic "0" = VAL
Logic "1" = VAH w 2.4 V X = Don't Care
v 0.8 V
ORDERING INFORMATION Temp Range
40 to 85_C to 85_C
DG428 Part Number
DG428DJ DG428DN
ORDERING INFORMATION Temp Range
40 to 85 C 85_C
DG429 Part Number
DG429DJ DG429DN DG429DW
Package
18-Pin Plastic DIP 20-Pin PLCC
Package
18-Pin Plastic DIP 20-Pin PLCC 18-Pin Widebody SOIC
www.vishay.com S FaxBack 408-970-5600
5-2
Document Number: 70063 S-52433--Rev. J, 06-Sep-99
DG428/429
Vishay Siliconix
ABSOLUTE MAXIMUM RATINGS
Voltage Referenced to V V+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 V GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 V Digital Inputsa, VS, VD . . . . . . . . . . . . . . . . . . . . . . . . (V) 2 V to (V+) +2 V or 30 mA, whichever occurs first Current (Any Terminal) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Max) . . . . . . . . . . . . . . . . . . . . . . . . 100 mA Storage Temperature (AK Suffix) . . . . . . . . . . . . . . . . . . 65 to 150_C (DJ, DN Suffix) . . . . . . . . . . . . . . 65 to 125_C Power Dissipation (Package)b 18-Pin Plastic DIPc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 470 mW 18-Pin CerDIPd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 900 mW 20-Pin PLCCf . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800 mW 28-Pin Widebody SOICf . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450 mW Notes: a. Signals on SX, DX or INX exceeding V+ or V will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads soldered or welded to PC board. c. Derate 6.3 mW/_C above 75_C. d. Derate 12 mW/_C above 75_C. e. Derate 10 mW/_C above 75_C. f. Derate 6 mW/_C above 75_C.
SPECIFICATIONSa
Test Conditions Unless Otherwise Specified Parameter Analog Switch
Analog Signal Rangee Drain-Source On-Resistance Greatest Change in rDS(on) Between Channelsg Source Off Leakage Current Drain Off Leakage Current C t VANALOG rDS(on) DrDS(on) IS(off) VD = "10 V, VAL = 0.8 V IS = 1 mA, VAH = 2.4 V 10 V < VS < 10 V IS = 1 mA VS = "10 V, VD = #10 V VEN = 0 V VD = "10 V VS = #10 V VEN = 0 V VS = VD = "10 V VEN = 2.4 V VAL = 0 8 V 0.8 VAH = 2.4 V DG428 DG429 DG428 DG429 Full Room Full Room Room Full Room Full Room Full Room Full Room Full 55 5 "0.03 "0.07 "0.05 "0.07 "0.05 0.5 50 1 100 1 50 1 100 1 50 0.5 50 1 100 1 50 1 100 1 50 0.5 50 1 100 1 50 1 100 1 50 0.5 50 1 100 1 50 1 100 1 50 nA 15 15 100 125 15 15 100 125 V W %
A Suffix
55 to 125_C
D Suffix
40 to 85_C
Symbol
V+ = 15 V, V = 15 V, WR = 0, RS = 2.4 V, VIN = 2.4 V, 0.8 Vf
Tempb
Typc
Mind
Maxd
Mind
Maxd
Unit
ID(off)
Drain On Leakage Current C t
ID(on)
Digital Control
Logic Input Current p Input V lt Voltage High Hi h Logic Input Current Input Voltage Low Logic Input Capacitance IAH IAL Cin VA = 2.4 V VA = 15 V VEN = 0 V, 2.4 V, VA = 0 V RS = 0 V, WR = 0 V f = 1 MHz Full Full Full Room 0.01 0.01 0.01 8 1 1 1 1 pF 1 1 mA
Dynamic Characteristics
Transition Time Break-Before-Make Interval Enable and Write Turn-On Time Enable and Reset Turn-Off Time Charge Injection Off Isolation Source Off Capacitance Drain Off Capacitance tTRANS tOPEN tON(EN,WR) tOFF(EN,RS) Q OIRR CS(off) CD(off) VD = 0 V, VEN = 0 V V, f = 1 MHz MH Drain On Capacitance CD(on) See Figure 5 See Figure 4 See Figures 6 and 7 See Figures 6 and 8 VGEN = 0 V, RGEN = 0 W CL = 1 nF, See Figure 9 VEN = 0 V, RL = 300 W, CL = 15 pF VS = 7 VRMS, f = 100 kHz VS = 0 V, VEN = 0 V, f = 1 MHz DG428 DG429 DG428 DG429 Room Full Full Room Full Room Full Room Room Room Room Room Room Room 150 30 90 55 10 150 225 150 300 250 300 10 150 225 150 300 pC dB ns 250 300
1 75 11 40 20 54 34
pF
Document Number: 70063 S-52433--Rev. J, 06-Sep-99
www.vishay.com S FaxBack 408-970-5600
5-3
DG428/429
Vishay Siliconix
SPECIFICATIONSa
Test Conditions Unless Otherwise Specified Parameter Symbol
V+ = 15 V, V = 15 V, WR = 0, RS = 2.4 V, VIN = 2.4 V, 0.8 Vf
A Suffix
55 to 125_C
D Suffix
40 to 85_C
Tempb
Typc
Mind
Maxd
Mind
Maxd
Unit
Minimum Input Timing Requirements
Write Pulse Width AX, EN Data Set Up time AX, EN Data Hold Time Reset Pulse Width tW tS tH tRS VS = 5 V, See Figure 3 Figure 2 See Fi Full Full Full Full 100 100 10 100 100 100 10 100 ns
Power Supplies
Positive Supply Current Negative Supply Current I+ I VEN = 0 V, VA = 0, RS = 5 V V 0 RS Room Room 20 0.001 5 100 5 100 mA
SPECIFICATIONSa FOR SINGLE SUPPLY
Test Conditions Unless Otherwise Specified Parameter Analog Switch
Analog Signal Rangee Drain-Source On-Resistance rDS(on) Matchg Source Off Leakage Current Drain Off Leakage Current VANALOG rDS(on) DrDS(on) IS(off) VD = +10 V, VAL = 0.8 V IS = 500 mA, VAH = 2.4 V 0 V < VS < 10 V IS = 1 mA VS = 0 V, 10 V, VD = 10 V, 0 V VEN = 0 V VD = 0 V, 10 V VS = 10 V, 0 V 10 V VEN = 0 V VS = VD = 0 V, 10 V VEN = 2.4 V VAL = 0.8 V VAH = 2.4 V DG428 DG429 DG428 DG429 Full Room Room Room Full Room Full Room Full Room Full Room Full 80 5 "0.03 "0.07 "0.05 "0.07 "0.05 0.5 50 1 100 1 50 1 100 1 50 0.5 50 1 100 1 50 1 100 1 50 0.5 50 1 100 1 50 1 100 1 50 0.5 50 1 100 1 50 1 100 1 50 nA 0 12 150 0 12 150 V W %
A Suffix
55 to 125_C
D Suffix
40 to 85_C
Symbol
V+ = 12 V, V = 0 V, WR = 0 RS = 2.4 V, VIN = 2.4 V, 0.8 Vf
Tempb
Typc
Mind
Maxd
Mind
Maxd
Unit
ID(off)
Drain On Leakage Current
ID(on)
Digital Control
Logic Input Current p Input Voltage High V lt Hi h Logic Input Current Input Voltage Low IAH IAL VA = 2.4 V VA = 12 V VEN = 0 V, 2.4 V, VA = 0 V RS = 0 V, WR = 0 V Full Full Full 1 1 1 1 1 1 mA
Dynamic Characteristics
Transition Time Break-Before-Make Interval Enable and Write Turn-On Time Enable and Reset Turn-Off Time Charge Injection Off Isolation tTRANS tOPEN tON(EN, WR) tOFF(EN, RS) Q OIRR S1 = 10 V/2 V, S8 = 2 V/ 10 V See Figure 5 See Figure 4 S1 =5 V See Figures 6 and 7 S1 =5 V See Figures 6 and 8 VGEN = 6 V, RGEN = 0 W CL = 1 nF, See Figure 9 VEN = 0 V, RL = 300 W, CL = 15 pF VS = 7 VRMS, f = 100 kHz Room Full Room Full Room Full Room Full Room Room 160 40 110 70 4 75 25 10 300 400 300 400 280 350 25 10 300 400 300 400 pC dB 280 350
ns
www.vishay.com S FaxBack 408-970-5600
5-4
Document Number: 70063 S-52433--Rev. J, 06-Sep-99
DG428/429
Vishay Siliconix
SPECIFICATIONSa FOR SINGLE SUPPLY
Test Conditions Unless Otherwise Specified Parameter Symbol
V+ = 12 V, V = 0 V, WR = 0 RS = 2.4 V, VIN = 2.4 V, 0.8 Vf
A Suffix
55 to 125_C
D Suffix
40 to 85_C
Tempb
Typc
Mind
Maxd
Mind
Maxd
Unit
Minimum Input Timing Requirements
Write Pulse Width AX, EN Data Set Up Time AX, EN Data Hold Time Reset Pulse Width tW tS tH tRS VS = 5 V, See Figure 3 See Fi Figure 2 Full Full Full Full 100 100 10 100 100 100 ns 10 100
Power Supplies
Positive Supply Current Notes: a. b. c. d. e. f. g. Refer to PROCESS OPTION FLOWCHART. Room = 25_C, Full = as determined by the operating temperature suffix. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Guaranteed by design, not subject to production test. VIN = input voltage to perform proper function. MAX r DS(on) MIN DS(on) Dr DS(on) + 100% r AVE I+ VEN = 0 V, VA = 0, RS = 5 V Room 20 100 100 mA
r
DS(on)
x
Document Number: 70063 S-52433--Rev. J, 06-Sep-99
www.vishay.com S FaxBack 408-970-5600
5-5
|
|
