|
|
Part: EDI2DL32256V-BC
Category:
Memory
-> Application Specific
Description: Organization = 356Kx32 Ssram ;; Speed = 133-200MHz ;; Volt = 3.3 ;; Package = 119 Bga ;; Temp = C ;;
Company: White Electronic Designs Corporation
Datasheet: Download EDI2DL32256V-BC datasheet File size : 825 kB
Request For quote: Find where to buy EDI2DL32256V-BC
Datasheet text preview:
EDI2DL32256V
256Kx32 Synchronous Pipline Burst SRAM 3.3V
FEATURES
s tKHQV times of 3.5, 3.8 and 4.0ns s 166, 150 and 133 MHz clock speed s DSP Memory Solution · Texas Instruments' TMS320C6201 · Texas Instruments' TMS320C67x s Package: · 119 pin BGA, JEDEC MO-163 s 3.3V Operating Supply Voltage s 3.5ns Output Enable access time s Single Write Control and Output Enable Lines s Single Chip Enable Line s 56% space savings vs. monolithic TQFPs s Multiple VCC and VSS pins s Reduced inductance and capacitance
DESCRIPTION
The EDI2DL32256VxxBC is a 3.3V, 256Kx32 Synchronous Pipeline Burst SRAM constructed with two 256Kx16 die mounted on a multi-layer laminate substrate. The device is packaged in a 119 lead, 14mm by 22mm, BGA. It is available with clock speeds of166, 150 and 133 MHz. The device is a Pipeline Burst SRAM, allowing the user to develop a fast external memory for Texas Instruments' "C6x". In Burst Mode data from the first memory location is available in three clock cycles, while the subsequent data is available in one clock cycle (3/1/1/1). Subsequent burst addresses are generated by the TMS320C6x DSP. Individual address locations can also be read, allowing one memory access in 3 clock cycles. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE\), burst control input (ADSC\), byte write enables (BW0\ to BW3\) and Write Enable (BWE\). Asynchronous inputs include the output enable (OE\), burst mode control (MODE), and sleep mode control (ZZ). The data outputs (DQ), enabled by OE\, are also asynchronous. Address lines and the chip enable are registered with the address status controller (ADSC\) input pin.
FIG. 1
PIN CONFIGURATION
1 A B C D E F G H J K L M N P R T U V DD NC NC DQ16 DQ18 V DD DQ21 DQ23 V DD DQ31 DQ29 V DD DQ26 DQ24 NC NC V DD 1 2 A NC A NC DQ17 DQ19 DQ20 DQ22 V DD DQ30 DQ28 DQ27 DQ25 NC A NC NC 2 3 A A A VSS VSS VSS BE2\ VSS NC VSS BE3\ VSS VSS VSS MODE A NC 3 4 NC ADSC\ VDD NC CE\ OE\ NC NC VDD CLK NC BWE\ A1 A0 VDD A NC 4 5 A A A VSS VSS VSS BE 1 \ VSS NC VSS BE 0 \ VSS VSS VSS NC A NC 5 6 A A A NC DQ9 DQ11 DQ12 DQ14 V DD DQ6 DQ4 DQ3 DQ1 NC A NC NC 6 7 V DD NC NC DQ8 DQ10 V DD DQ13 DQ15 V DD DQ7 DQ5 V DD DQ2 DQ0 NC ZZ V DD 7 A B C D E F G H J K L M N P R T U
256K X 16 SSRAM
BLOCK DIAGRAM
A 0 -1 7 CLK ADSC\ OE\ BWE\ CE\ MODE ZZ B E0\ BE1\ BE2\ BE3\ D Q 0 -7 D Q 8 -1 5 D Q 1 6 -2 3 D Q 2 4 -3 1
256K X 16 SSRAM
November 2000, Rev. 1 ECO #13417
1
White Electronic Designs Corporation · (508) 366-5151 · www.whiteedc.com
EDI2DL32256V
PIN DESCRIPTIONS
Pin Various L5,G5 G3,L3 M4 K4 E4 F4 B4 R3 T7 Various Various Various Symbol A0-17 BE0\,BE1\, BE2\,BE3\ BWE\ CLK CE\ OE\ ADSC\ MODE ZZ DQ0-31 Vcc Vss Type Input Synchronous Input Synchronous Input Synchronous Input Synchronous Input Synchronous Input Input Synchronous Input Input Synchronous Input/Output Supply Ground De s c r i p t i o n Addresses: These inputs are registered and must meet setup and hold times around the rising edge of CLK. Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a READ BE2\, BE3\ cycle. BE0\ controls DQ0-7. BE1\ controls DQ8-15. BE2\ controls DQ16-23. BE3\ controls DQ24-31 Byte Write Enable: This active LOW input gates byte write operations and must meet the setup and hold times around the rising edge of CLK. Clock:This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clockís rising edge. Chip Enable: This active LOW inputs is used to enable the device. Output Enable: This active LOW asynchronous input enables the data output drivers Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs. Static Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED BURST. Snooze: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (no connect) Data Inputs/Outputs: First byte is DQ0-7, second byte is DQ8-15, third byte is DQ16-23, fourth byte is DQ24-31 Core power supply: +3.3V -5%/+5% Ground
TRUTH TABLE
Operation Deselected Cycle, Power Down WRITE Cycle, Begin Burst READ Cycle, Begin Burst READ Cycle, Begin Burst READ Cycle, Suspend Burst READ Cycle, Suspend Burst READ Cycle, Suspend Burst READ Cycle, Suspend Burst WRITE Cycle, Suspend Burst WRITE Cycle, Suspend Burst Address Used None External External External Current Current Current Current Current Current CE\ H L L L X X H H X H ADSC\ L L L L H H H H H H WRITE\ X L H H H H H H L L OE\ X X L H L H L H X X DQ High-Z D Q High-Z Q High-Z Q High-Z D D
NOTE: 1. X means ìdonít careî, H means logic HIGH. L means logic LOW. 2a. WRITE\ = L, means [BE0\*BE1\*BE2\*BE3\]*BWE\ equals LOW 2b. WRITE\ = H, means [BE0\*BE1\*BE2\*BE3\]*BWE\ equals HIGH 3. All inputs except OE\ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK. 4. Suspending burst generates wait cycle 5. For a write operation following a read operation, OE\ must be HIGH before the input data required setup time plus High-Z time for OE\ and staying HIGH though out the input data hold time. 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
White Electronic Designs Corporation · (508) 366-5151 · www.whiteedc.com
2
November 2000, Rev. 1 ECO #13417
EDI2DL32256V
ABSOLUTE MAXIMUM RATINGS*
V o l t a g e on Vcc Supply Relative to Vss VIN S t o r a g e Temperature J u n c t i o n Temperature P o w e r Dissipation S h o r t Circuit Output Current (per I/O) - 0 . 5 V to 4.6V - 0 . 5 V to Vcc+0.5V - 5 5°C to +110°C +110°C 3 Watts 2 0 mA
RECOMMENDED OPERATING CONDITIONS
Description I n p u t High Voltage I n p u t Low Voltage S u p p l y Voltage Symbol VIH VIL Vcc Min 2 -0.3 3.135 Max Vcc+0.3 0.7 3.465 Unit V V V
* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
CAPACITANCE (f = 1MHz, VIN = VCC or VSS)
Parameter A d d r e s s Lines D a t a Lines C o n t r o l Lines Symbol CA CD/Q CC Max TBD TBD TBD Unit pF pF pF
PARTIAL TRUTH TABLE
Function READ WRITE one Byte (DQ0-7) WRITE all Bytes BWE\ H L L BE0\ X L L BE1\ X H L BE2\ X H L BE\3 X H L
DC ELECTRICAL CHARACTERISTICS (f = 1MHz, VIN = VCC or Vss)
Parameter P o w e r Supply Current: Operating C M O S Standby T T L Standby T T L Standby I n p u t Leakage Current O u t p u t Leakage Current O u t p u t High Voltage O u t p u t Low Voltage Symbol ICC1 ISB2 ISB3 ISB4 ILI ILO VOH VOL Conditions D e v i c e Selected; all inputs VIL or VIH; c y c l e time tKC MIN; VCC = MAX; outputs open D e v i c e deselected; VCC = MAX; all inputs VSS +0.2 or VCC -0.2; all inputs static; C L K frequency = 0 D e v i c e deselected; all inputs VIL or VIH; a l l inputs static; VCC = MAX; CLK frequency = 0 D e v i c e deselected; all inputs VIL or VIH; VCC = MAX; CLK cycle time tCK MIN 0 V < VIN < VCC O u t p u t ( s ) disabled, 0V VOUT VCC I OH = -2.0mA I OL = 2.0mA Min Max 850 20 40 40 -2 -2 2.4 2 2 0.7 Units mA mA mA mA µA µA V V
AC TEST CIRCUIT
Parameter
AC TEST CONDITIONS
I/O VSS to 2.5 1.8 1.25 See figure, at left Unit V ns V
Output
ZZ0 = 50 0 = 50
50
Input Pulse Levels Input Rise and Fall Times (max) Input and Output Timing Levels Output Load
Vt = 1.5VV 1.25
A C Output Load Equivalent
November 2000, Rev. 1 ECO #13417
3
White Electronic Designs Corporation · (508) 366-5151 · www.whiteedc.com
EDI2DL32256V
AC ELECTRICAL CHARACTERISTICS
Description Clock Clock cycle time Clock HIGH time Clock LOW time Output Times Clock to output valid Clock to output in Low-Z Clock to output in High-Z OE to output valid OE to output in Low-Z OE to output in High-Z Setup Times Address Status Controller valid to Clock Address valid to Clock Chip Enable valid to Clock Write Enable (BWE\) valid to Clock Data Valid to Clock Hold Times Address Status Controller Hold time Address Hold time Chip Enable Hold time Write Enable (BWE\) Hold time Data Hold time tKHSCX tKHAX tKHEX tKHWX tKHDX 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 tSCVKH tAVKH tEVKH t WLKH tDVKH 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 tKHQV tKHQX tKHQZ tOELQV tOELQX tOEHQZ 0 3.5 0 1.5 6 3.5 0 3.5 3.5 0 1.5 6.7 3.5 0 3.8 3.8 0 1.5 7.5 3.8 4.0 tKHKH tKHKL tKLKH 6 2.4 2.4 6.7 2.6 2.6 7.5 2.8 2.8 Symbol Min 3.5ns Max Min 3.8ns Max Min 4.0ns Max Units
White Electronic Designs Corporation · (508) 366-5151 · www.whiteedc.com
4
November 2000, Rev. 1 ECO #13417
EDI2DL32256V
FIG. 2
READ TIMING
tKH K H tKH K L tKL K H
CLK
tSC VKH tKHSC X
ADSC\
t E V KH
CE\
tKHEX t A VK H
ADDR
A1
t K HA X
A2
A3
A4
A5
OE\
tOE LQ X tOE LQ V tOE H QZ
WRITE\
tKH Q Z tKH Q X
tKH Q V
DQ
Q(A1)
Q(A2)
Q(A3)
Q(A4)
Q(A5)
November 2000, Rev. 1 ECO #13417
5
White Electronic Designs Corporation · (508) 366-5151 · www.whiteedc.com
Others parts begin by ed
ED-1 ED-2 ED-3 ED-4 ED-5 ED-6
|
|
|
